A generic adaptive path-based routing method for MPSoCs

Journal of Systems Architecture

Volumn 57, Issue 1, 2011, Pages 109-120

  Daneshtalab, Masoud ^a   Ebrahimi, Masoumeh ^a   Xu, Thomas Canhao ^a   Liljeberg, Pasi ^a   Tenhunen, Hannu ^a  

^a UNIVERSITY OF TURKU   (Finland)

Author keywords

Adaptive routing algorithms; Hamiltonian path based routing algorithms; Network on Chip; Unicast and multicast routing algorithms

Indexed keywords

ADAPTIVE METHODS; ADAPTIVE ROUTING ALGORITHM; ADAPTIVE ROUTING PROTOCOLS; ADAPTIVENESS; DEADLOCK FREEDOM; DETERMINISTIC MODELS; HAMILTONIAN PATH; HARDWARE OVERHEADS; MULTICAST TRAFFIC; MULTICASTING ALGORITHMS; MULTICASTS; NETWORK-ON-CHIP; PATH-BASED; POWER DISSIPATION; REAL TRAFFIC; ROUTING FUNCTION; ROUTING METHODS; UNICAST; UNICAST ROUTING ALGORITHMS; UNICAST TRAFFIC; VIRTUAL CHANNELS;

HAMILTONIANS; MULTICASTING; ROUTING ALGORITHMS; ROUTING PROTOCOLS; SERVERS; TRAFFIC CONGESTION; VLSI CIRCUITS;

ADAPTIVE ALGORITHMS;

EID: 78650275938     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2010.08.002     Document Type: Article

References (30)

1. A. Jantsch, and H. Tenhunen Networks on Chip 2003 Kluwer Academic Publishers
2. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, A 5-GHz mesh interconnect for a teraflops processor, IEEE Micro 27 (September-October) (2007) 51-61. (Pubitemid 350218387)
3. W.O. Cesario, D. Lyonnard, Y. Paviot, S. Yoo, M. Gauthier, M. Diaz-Nava, A.A. Jerraya, Multiprocessor SoC platforms: a component-based design approach, in: Proceedings of the International Conference on IEEE Design and Test of Computers, Paris, France, 2002, pp. 52-63. (Pubitemid 35421733)
4. E. Rijpkema, K.G.W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, E. Waterlander, Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip, in: Proceedings of the International Conference on Design Automation and Test Conference in Europe, Munich, Germany, 2003, pp. 350-355.
5. Z. Lu, B. Yin, A. Jantsch, Connection-oriented multicasting in wormhole-switched networks on chip, in: Proceedings of the International Conference on ISVLSI, Germany, 2006, pp. 205-210. (Pubitemid 44488350)
6. X. Lin, and L.M. Ni Multicast communication in multicomputer networks IEEE Transactions on Parallel and Distributed Systems 1993 1105 1117
7. K. Li, R. Schaefer, A hypercube shared virtual memory, in: Proceedings of the International Conference on ICPP, USA, 1989, pp. 125-132.
8. M. Azevedo, D. Blough, Fault-tolerant clock synchronization of large multicomputers via multistep interactive convergence, in: Proceedings of the International Conference on ICDCS, Hong Kong, 1996, pp. 249-257.
9. P.K. McKinley, H. Xu, E. Kalns, L.M. Ni, CompaSS: efficient communication services for scalable architectures, in: Proceedings of the International Conference on supercomputing, Minnesota, USA, 1992, pp. 478-487.
10. H. Xu, P.K. McKinley, E. Kalns, and L.M. Ni Efficient implementation of barrier synchronization in wormhole-routed hypercube multicomputers Journal of Parallel and Distributed Computing 16 1992 172 184
11. M. Daneshtalab, M. Ebrahimi, S. Mohammadi, A. Afzali-Kusha, Low distance path-based multicast algorithm in NOCs, IET - Computers and Digital Techniques 3 (2009) 430-442 (Special issue on NoC).
12. P. Mohapatra, V. Varavithya, A hardware multicast routing algorithm for two-dimensional meshes, in: Proceedings of the International Conference on SPDP, New Orleans, 1996, pp. 198-205.
13. R.V. Boppana, S. Chalasani, and C.S. Raghavendra Resource deadlock and performance of wormhole multicast routing algorithms IEEE Transactions on Parallel and Distributed Systems 1998 535 549 (Pubitemid 128743593)
14. N.E. Jerger, L.S. Peh, M.H. Lipasti, Virtual circuit tree multicasting: a case for on-chip hardware multicast support, in: Proceedings of the International Conference on Computer Architecture, China, 2008, pp. 229-240.
15. P. McKinely, H. Xu, A.H. Esfahanian, and L. Ni Unicast-based multicast communication in wormhole-routed networks IEEE Transactions of Parallel and Distributed Systems 5 1994 1252 1265
16. M. Malumbres, J. Duato, J. Torrellas, An efficient implementation of tree-based multicast routing for distributed shared-memory multiprocessors, in: Proceedings of the International Conference on SPDP, New Orlean, USA, 1996, pp. 186-190.
17. E.A. Carara, F.G. Moraes, Deadlock-free multicast routing algorithm for wormhole-switched mesh networks-on-chip, in: Proceedings of the ISVLSI, 2008, pp. 341-346.
18. J. Duato, S. Yalamanchili, L.M. Ni, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers, 2003.
19. A. Al-Dubai, I. Romdhani, A performance study of path based multicast communication algorithms, in: Proceedings of the International Conference on PARELEC, Bialystok, Poland, 2006, pp. 245-250.
20. G. Chiu, The Odd-Even turn model for adaptive routing, IEEE Transactions on Parallel and Distributed System (July) (2000) 729-738.
21. J.C. Hu, R. Marculescu, DyAD - smart routing for networks-on-chip, in: Proceedings of the Design Automation Conference, 2004, pp. 260-263.
22. F. Harary Graph Theory 1972 Addison-Wesley Readings, Massachusetts
23. C.J. Glass, L. Ni, The turn model for adaptive routing, in: Proceedings of the 19th Annual International Symposium on Computer Architecture, May 1992, pp. 278-287. (Pubitemid 23579892)
24. J. Liang, S. Swaminathan, R. Tessier, aSOC: a scalable, single-chip communication architectures, in: Proceedings of the International Conference on PACT, Oregon, USA, 2000, pp. 37-46. (Pubitemid 32072713)
25. N. Concer, M. Petracca, L. Carloni, Distributed flit-buffer flow control for networks-on-chip, in: Proceedings of the International Conference on CODES + ISSS, Georgia, USA, 2008, pp. 215-220.
26. S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The splash-2 programs: characterization and methodological considerations, in: Proceedings of the 22nd International Symposium on Computer Architecture (ISCA), 1995, pp. 24-36.
27. C. Bienia, S. Kumar, J.P. Singh, K. Li, The parsec benchmark suite: characterization and architectural implications, in: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, 2008, pp. 72-81.
28. C. Bienia, S. Kumar, K. Li, Parsec vs. splash-2: a quantitative comparison of two multithreaded benchmark suites on chipmultiprocessors, in: IEEE International Symposium on Workload Characterization, 2008, pp. 47-56.
29. M.M.K. Martin et al., Multifacet's general executiondriven multiprocessor simulator (GEMS) toolset, SIGARCH Computer Architecture News 33 (4) (2005) 92-99.
30. M. Martin, M. Hill, D. Wood, Token coherence: decoupling performance and correctness, in: Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA), 2003, pp. 182-193.