Recursive partitioning multicast: A bandwidth-efficient routing for networks-on-chip

Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009

Volumn , Issue , 2009, Pages 64-73

  Wang, Lei ^a   Jin, Yuho ^a   Kim, Hyungjun ^a   Kim, Eun Jung ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BROADCAST TRAFFIC; CHIP-MULTIPROCESSOR; CYCLE-ACCURATE SIMULATORS; DESTINATION NODES; DIVERSE APPLICATIONS; EFFICIENT ROUTING; GLOBAL DISTRIBUTION; LARGE NETWORKS; LINK UTILIZATION; LOW LATENCY; MULTICASTS; NETWORKS ON CHIPS; PATH DIVERSITY; POWER CONSUMPTION; RECURSIVE PARTITIONING; ROUTER DESIGN; SCALABLE COMMUNICATION; SIMULATION RESULT; UNICAST ROUTING; UNICAST TRAFFIC;

BIOLOGICAL MATERIALS; COMPUTER ARCHITECTURE; MAGNETIC STORAGE; MICROPROCESSOR CHIPS; MULTICASTING; NANOTECHNOLOGY; NETWORK PERFORMANCE; RECURSIVE FUNCTIONS; REGRESSION ANALYSIS; ROUTERS; SYSTEMS ENGINEERING;

COMPUTER SIMULATION;

EID: 70349826938     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2009.5071446     Document Type: Conference Paper

References (20)

1. J. Chang and N. F. Maxemchuk. Reliable broadcast protocols. ACM Transactions on Computer Systems (TOCS), 2(3):251-273, 1984.
2. M. Chaudhuri and M. Heinrich. Exploring Virtual Network Selection Algorithms in DSM Cache Coherence Protocols. IEEE Trans, on Parallel and Distributed Systems, 15(8):699-712, 2004.
3. C. Chiang and L. Ni. Multi-address encoding for multicast. In Proceedings of the Workshop on Parallel Comp. Routing and Communication, 1994.
4. C. M. Chiang and L. M. Ni. Deadlock free Multi-Head Wormhole Routing. In Proceedings of The First High performance Computing-Asia, 1995.
5. W. J. Dally and C. L. Seitz. Deadlock-Free Message Routing in Multiprocessor Interconnection Networks. IEEE Trans. Computers, 36(5), 1987.
6. W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003.
7. H. Garcia-Molina and A. M. Spauster. Message ordering in a multicast environment. In Proceedings of the 9th International Conference on Distributed Computing System, pages 354-361, 1989.
8. P. Gratz, K. Sankaralingam, H. Hanson, P. Shivakumar, R. G. McDonald, S. W. Keckler, and D. Burger. Implementation and Evaluation of a Dynamically Routed Processor Operand Network. In Proceedings of NOCS, pages 7-17, 2007.
9. R. Ho, K. Mai, and M. Horowitz. The Future of Wires. In Proceedings of the IEEE, pages 490-504, 2001.
10. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. A 5-GHz Mesh Interconnect for a Teraflops Processor. IEEE Micro, 27(5):51-61, 2007.
11. N. E. Jerger, L.-S. Peh, and M. H. Lipasti. Virtual Circuit Tree Multicasting: A Case for On-chip Hardware Multicast Support. In Proceedings of ISCA, 2007.
12. X. Lin and L. M. Ni. Multicast communication in multicomputer networks. IEEE Transactions on Parallel and Distributed Systems, 4:1105-1117, 1993.
13. M. P. Malumbres, J. Duato, and J. Torrellas. An efficient implementation of tree-based multicast routing for distributed shared-memory multiprocessors. In Proceedings of IPDPS, 1996.
14. M. M. K. Martin, M. D. Hill, and D. A. Wood. Token Coherence: Decoupling Performance and Correctness. In ISCA, pages 182-193, 2003.
15. J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, and L.-S. Peh. Research Challenges for On-Chip Interconnection Networks. IEEE Micro, 27(5):96-108, 2007.
16. L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In Proceedings of HPCA, pages 255-266, 2001.
17. S. Rodrigo, J. Flich, J. Duato, and M. Hummel. Efficient Unicast and Multicast Support for CMPs. In Proceedings of MICRO-41, 2008.
18. M. B. Taylor, W. Lee, S. P. Amarasinghe, and A. Agarwal. Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture. In Proceedings of HPCA, pages 341-353, 2003.
19. H. Wang, X. Zhu, L.-S. Peh, and S. Malik. Orion: a Power-Performance Simulator for Interconnection Networks. In Proceedings of MICRO, pages 294-305, 2002.
20. D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. B. III, and A. Agarwal. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro, 27(5):15-31, 2007.