An adaptive fuzzy logic-based routing algorithm for networks-on-chip

Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2011

Volumn , Issue , 2011, Pages 208-214

  Dehyadegari, Masoud ^a   Daneshtalab, M ^a,b   Ebrahimi, Masoumeh ^b   Plosila, Juha ^b   Mohammadi, Siamak ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

^b UNIVERSITY OF TURKU   (Finland)

Author keywords

Fuzzy Logic; Networks on Chip; Routing algorithms

Indexed keywords

ADAPTIVE FUZZY; ADAPTIVE ROUTING ALGORITHM; EMPTY SPACE; FUZZY CONTROLLERS; HARDWARE OVERHEADS; LINK COST; MULTIMEDIA APPLICATIONS; NETWORK CONDITION; NETWORKS ON CHIPS; OPTIMAL ROUTES; ROUTING METHODS; ROUTING SCHEME; SPARE CAPACITY; TRAFFIC PROFILE; WAITING-TIME;

ADAPTIVE ALGORITHMS; FUZZY SYSTEMS; ROUTING ALGORITHMS;

FUZZY LOGIC;

EID: 80052121082     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2011.5963937     Document Type: Conference Paper

References (26)

1. L. Benini, G. De Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computer, pp. 70-78, January 2002. (Pubitemid 34069383)
2. A. Jantsch and H. Tenhunen, "Networks on Chip," Kluwer Academic Publishers, 2003.
3. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," In Proc. of Design Automation Conference (DAC), pp. 684-689, June 2001. (Pubitemid 32841038)
4. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg, and D. Lindqvist. "Network on chip: An architecture for billion transistor era," In Proc. of the IEEE Norchip Conf., pp. 120-124, November 2000.
5. S. Kumar, A. Jantsch, M. Millberg, J. Oberg, J. Soininen, M. Forsell, K. Tiensyrj, and A. Hemani. "A network on chip architecture and design methodology," In Proc. Symposium on VLSI, pp. 117-124, April 2002.
6. W. J. Dally, and B. Towles. "Route packets, not wires: on-chip interconnection networks," Design Automation Conference, pp. 685-689, June 2001.
7. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg, and D. Lindqvist. "Network on a chip: an architecture for billion transistor era", In Proc. of the IEEE NorChip Conf., Nov. 2000.
8. S. Kumar, et al. "A network on chip architecture and design methodology," In Proc. of ISVLSI, pp. 117-124, April 2002.
9. J.Hu, R.Marculescu "DyAD Smart Routing for Networks-on-Chip", Design Automation Conference, pp. 260 - 263, 2004.
10. K. G. Shin and S. W. Daniel, "Analysis and implementation of hybrid switching", IEEE Tran. on Computers, pp. 684-692, 1996. (Pubitemid 126768526)
11. William J. Dally, Charles L. Seitz, "The torus routing chip", Distributed Computing, pp.187-196, 1986.
12. P. Kermani and L. Kleinrock, "Virtual cut-through: a new computer communication switching technique" In Computer Networks, volume 3, pp. 267-286, Sept. 1979. (Pubitemid 10422271)
13. E. Nilsson, M. Millberg, J. Oberg, and A. Jantsch, "Load distribution with the Proximity Congestion Awareness in a Network on Chip", In Proceedings of the Design Automation and Test in Europe Conference and Exhibition, 2003.
14. D. Wiklund and D. Liu, "SoCBUS: Switched Network on Chip for Hard Real Time Embedded Systems," Int'l. Parallel and Distributed Processing Symposium, pp. 78-84, April 2003.
15. Edwin Rijpkema, Kees Goossens, and Paul Wielage, "A Router Architecture for Network on Silicon", In Proceedings of Progress Workshop on Embedded Systems, 2001.
16. M. Li, Q.-A. Zeng, W.-B. Jone, "DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip," in: Proceedings of the Design Automation Conference, 2006, pp. 849-852. (Pubitemid 47114013)
17. P. Lotfi-kamran, A. Rahmani, M. Daneshtalab, A. Afzali-Kusha, Z. Navabi, "EDXY - A Smart Congestion-Aware and Link Failure Tolerant Routing Algorithm for Network-on-Chips," Journal of Systems Architecture (JSA-elsevier), Vol. 56, No. 7, pp. 256-264, 2010.
18. P. Lotfi-Kamran, M. Daneshtalab, Z. Navabi, and C. Lucas, "BARPA Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs to Avoid Congestion," in Proceedings of 11th ACM/IEEE Design, Automation, and Test in Europe Conference (DATE), pp. 1408-1413, Mar 2008, Germany.
19. Earl Coax, "The fuzzy system handbook: A Practitioner's Guide to Building, Using, and Maintaining Fuzzy Systems
20. J. Duato. New theory of deadlock-free adaptive routing in wormhole networks. IEEE Transaction on Parallel and Distributed Systems, Vol 4, No 12, pp. 1320-1331, Dec. 1993.
21. G.M. Chiu, The odd-even turn model for adaptive routing, IEEE Transactions on Parallel and Distributed Systems 11 (July) (2000), pp. 729-738.
22. C. J. Glass and L. M. Ni, "The turn model for adaptive routing", International Symposium on Computer Architecture, pp. 278-287, May 1992.
23. L.M. Ni, P.K. McKinley, A survey of wormhole routing techniques in direct networks, IEEE Computer (1993) 62-76.
24. M. O. Centre, M. Oussalah, V. Kreinovich, "A New Derivation of Centroid Defuzzification," in Proc. of the 10th IEEE International Conference on Fuzzy Systems FUZZ-IEEE'2001, Australia, December 2-5, Vol. 2, pp. 884-887, 2001.
25. A. Chandramohan, M. Rao, M. S. Arumugam, "Two New and Useful Defuzzification Methods Based on Root Mean Square Value," Journal Soft Computing - A Fusion of Foundations, Methodologies and Applications, Vol. 10, No. 11, pp. 1047-1059, 2006. (Pubitemid 43899026)
26. E.B. Van der Tol and E.G.T. Jaspers, "Mapping of MPEG-4 Decoding on a Flexible Architecture Platform," Proc. SPIE 2002, pp. 1-13, Jan. 2002. (Pubitemid 35229657)