Dynamic Vt SRAM: A leakage tolerant cache memory for low voltage microprocessors

Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 251-254

  Kim, Chris H ^a   Roy, Kaushik ^a  

^a Purdue University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; THRESHOLD VOLTAGE; VLSI CIRCUITS;

DYNAMIC THRESHOLD VOLTAGE STATIC RANDOM ACCESS MEMORY; SOFTWARE PACKAGE SIMPLESCALAR; SOFTWARE PACKAGE SPICE; SUBTHRESHOLD LEAKAGE;

STATIC RANDOM ACCESS STORAGE;

EID: 0036949567     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. S. Borkar, "Design Challenges of Technology Scaling", IEEE Micro, 19(4):23-29, July 1999.
2. M. Powell, S. Yang, B. Falsafi, et al, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Cache Memories", ISLPED, pp.90-95, July 2000.
3. V. De, Private communication
4. H. Mizuno, K. Ishibashi, T. Shimura, et al., "An 18-μA Standby Current 1.8-V, 200-MHz Microprocessor with Self-Substrate-Biased Data-Retention Mode", IEEE JSSC, vol. 34, no. 11, nov 1999.
5. t CMOS ICs", ISLPED, pp. 207-212, 2001.
6. A. Agarwal, H. Li, and K. Roy, "DRG-Cache: A Data Retention Gated-Ground Cache for Low Power", DAC, to be published, 2002.
7. S. Kaxiras, Z. Hu and M. Martonosi, "Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power", ISCA, pp. 240-251, 2001.
8. TSMC 0.18UM Mixed Signal/RF 1P6M + Salicide 1.8V/3.3V Design Rule, Taiwan Semiconductor Manufacturing Co., LTD
9. 2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage Scheme," IEEE JSSC, vol. 31, no. 11, nov 1996.