On optimal physical synthesis of sleep transistors

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2004, Pages 156-161

  Long, Changbo ^a   Xiong, Jinjun ^a   He, Lei ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Physical design; Power gating; Sleep transistors

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; CONSTRAINT THEORY; GATES (TRANSISTOR); MATHEMATICAL MODELS; PROBLEM SOLVING;

LEAKAGE POWER; PHYSICAL DESIGN; POWER GATING; SLEEP TRANSISTORS;

ELECTRIC POTENTIAL;

EID: 2942682812     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/981066.981101     Document Type: Conference Paper

References (13)

1. A.S.Grove, "Changing vectors of moore's law," Keynote speech, International Electron Devices Meeting, Dec. 2002.
2. J. Kao, S. Narendra, and A. Chandrakasan, "MTCMOS hierarchical sizing based on mutual exclusive discharge patterns," in DAC, 1998.
3. M. Anis, S. Areibi, and M. Elmasry, "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique," in DAC, 2002.
4. C. Long and L. He, "Distributed sleep transistor network for power reduction," in Proc. Design Automation Conf, pp. 181-186, 2003.
5. S. Kosonocky, M. Irnmediato, P. Cottrell, T. Hook, R. Mann, and J. Brown, "Enhanced multi-threshold (mtcmos) circuits using variable well bias," in Proc. Int. Symp. on Low Power Electronics and Design, pp. 165-169, 2001.
6. C. Long, J. Xiong, and L. He, "On optimal physical synthesis of sleep transistors," in Technical report, EE Dept., UCLA, 2003.
7. X. D. Tan and C. J. Shi, "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings," in Proc. Design Automation Conf, pp. 78-83, 1999.
8. T. Mitsuhashi and E. Kuh, "Power and ground network topology optimization for cell based VLSIs," in Proc. Design Automation Conf, pp. 524-529, 1992.
9. S. X. D. Tan and C. J. Shi., "Efficient vlsi power/ground network sizing based on equivalent circuit modeling," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, March 2003.
10. E. M. Sentovich, K. J. Singh, L. Lavagno, and etc., "Sis: a system for sequential circuit synthesis," Memorandum NO. UCB/ERL M92/41, May 1992.
11. C. Long, J. Xiong, and L. He, "Automatic synthesis of power gating capable power/ground network," in Technical report, EE Dept., UCLA, 2003.
12. http://www.cbl.ncsu.edu.
13. A. Jain, W. Anderson, T. Benninghoff, and D. e. Berucci, "A 1.2 ghz alpha microprocessor with 44.8 gb/s chip pin bandwidth," in Proc. IEEE Int. Solid-State Circuits Conf., pp. 240-241, 2001.