Software-implemented hardware fault tolerance

Software-Implemented Hardware Fault Tolerance

Volumn , Issue , 2006, Pages 1-227

  Goloubeva, Olga ^a   Rebaudengo, Maurizio ^a   Reorda, Matteo Sonza ^a   Violante, Massimo ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84889800114     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/0-387-32937-4     Document Type: Book

References (179)

1. N. G. Levenson, C. S. Turner, "An investigation of the Therac-25 accidents", IEEE Computer, Vol. 26, No. 7, 1993, pp. 18-41
2. N. G. Leveson, Safeware. System safety and computers. Addison Wesley, ISBN 0-201-11972-2
3. D. K. Pradhan, Fault-tolerant computer system design. Prentice-hall, ISBN 0-13-057887-8
4. J. C. Geffroy, G. Motet, Design of Dependable Computing Systems, Kluwer Academic Publishers, ISBN 1-4020-0437-0
5. A. Avizienis, J.-C. Laprie, B. Randell, C. Lanwehr, "Basic Concepts and Taxonomy of Dependable and Secure Computing", IEEE Transactions on Dependable and Secure Computing, Vol. 1, No. 1, 2004, pp. 11-33
6. N. Storey, Safety-Critical Computer Systems, Pearson/Prentice-Hallp, ISBN 0-201-42787-7
7. M. Abramovici, M. A. Breuer, A. D. Friedman, Digital System Testing and Testable Design, Wiley-IEEE Press, ISBN 0-7803-1062-4
8. E. Dupont, M. Nicolaidis, P. Rohr, "Embedded robustness IPs for transient-error-free ICs", IEEE Design & Test of Computers, Vol. 19, No. 3, May-June 2002, pp. 54-68
9. J. Duraes, H. Madeira, "Emulation of Software Faults by Educated Mutation at Machine-level", IEEE International Symposium on Software Reliability Engineering, 2002, pp. 329-340
10. P. E. Dodd, L. W. Massengill, "Basic Mechanisms and ModeHng of Single-Event Upset in Digital Microelectronics", IEEE Transactions on Nuclear Science, Vol. 50, No. 3, June 2004, pp. 583-602
11. J. L. Barth, C. S. Dyer, E. G. Stassinopoulos, "Space, Atmospheric, and Terrestrial Radiation Environments", IEEE Transactions on Nuclear Science, Vol. 50, No. 3, June 2004, pp. 466-482
12. A. H. Taber, E. Normand, "Investigations and characterization of SEU effects and hardening strategies in avionics", Defense Nuclear Agency, Alexandria, VA, DNATR-94-123, Feb. 1995
13. A. Holmes-Siedle, L. Adams, Handbook of radiation effects, 2nd edition, Oxford University Press, ISBN 0-19-850733-X
14. J. Barak, J. Levinson, M. Victoria, W. Hajdas, "Direct process in the enrgy deposition of protons in silicon", IEEE Transactions on Nuclear Science, Vol. 43, No. 12, Dec. 1996, pp. 2820-2826
15. S. Duzellier, R. Ecoffet, D. Falguere, T. Nuns, L. Guibert, W. Hajdas, M. C. Calver, "Low energy proton induced SEE in memories", Vol. 44, No. 12, Dec. 1997, pp. 2306-2310
16. T. C. May, M. H. Woods, "Alpha-particle-induced soft errors in dynamic memories", IEEE Transactions on Electronic Devices, Vol. 26, Feb. 1979, pp. 2-9
17. E. Takeda, K. Tacheuhi, D. Hisamoto, T. Toyabe, K. Ohshima, K. Itoh, "A cross section of a-particle-induced soft-error phenomena in VLSIs", IEEE Transactions on Electronic Devices, Vol. 36, Nov. 1989, pp. 2567-2575
18. R. J. McPartland, "Circuit simulations of alpha-particle-induced soft errors in MOS dynamic RAMs", IEEE J. Solid-State Circuits, Vol. 16, Feb. 1981, pp. 31-34
19. T. V. Rajeevakumar, N. Lu, W. Henkels, W. Hwang, R. Franch, "A new failure mode of radiation-induced soft errors in dynamic memories", IEEE Electronic Device Letters, Vol. 9, Dec. 1988, pp. 644-646
20. L. W. Massengill, "Cosmic and terrestrial single-event radiation effects in dynamic random access memories", IEEE Transactions on Nuclear Science, Vol. 43, Apr. 1993, pp. 576-593
21. nd Midwest Symposium on Circuits and Systems, 1999, pp. 122-125
22. K. Mohanram, N. A. Touba, "Cost-effective approach for reducing soft error failure rate in logic circuits", IEEE International Test Conference, 2003, pp. 893-901
23. M. Rebaudengo, M. Sonza Reorda, M. Torchiano, M. Violante, "Soft-error Detection through Software Fauh-Tolerance techniques", Proceedings of the IEEE International Symposium on Defect and Fauh Tolerance in VLSI Systems, 1999, pp. 210-218
24. M. Rebaudengo, M. Sonza Reorda, M. Torchiano, M. Violante, "A source-tosource compiler for generating dependable software", IEEE International Workshop on Source Code Analysis and Manipulation, 2001, pp. 33-42.
25. P. Cheynet, B. Nicolescu, R. Velazco, M. Rebaudengo, M. Sonza Reorda, M. Violante, "Experimentally evaluating an automatic approach for generating safetycritical software with respect to transient errors", IEEE Transactions on Nuclear Science, Vol. 47, No. 6, December 2000, pp. 2231-2236
26. M. Rebaudengo, M. Sonza Reorda, M. Torchiano, M. Violante, "An experimental evaluation of the effectiveness of automatic rule-based transformations for safetycritical applications", IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2000, pp. 257-265
27. A. Benso, S. Chiusano, P. Prinetto, L. Tagliaferri, "A C/C++ source-to-source compiler for dependable applications", IEEE International Conference on Dependable Systems and Networks (DSN), 2000, pp. 71-78.
28. N. Oh, P. P. Shirvani, E. J. McCluskey, "Error Detection by Duplicated Instructions In Super-scalar Processors", IEEE Transactions on Reliability, Vol. 51, No. 1, March 2002, pp. 63-75
29. G. Sohi, M. Franklin, K. Saluja, "A study of time-redundant fault tolerance techniques for high-performance pipelined computers", 19-th International Fauh Tolerant Computing Symposium, 1989, pp. 463-443
30. Bolchini, C, "A software methodology for detecting hardware faults in VLIW data paths", IEEE Transactions on Reliability, Vol. 52, No. 4, Dec. 2003, pp. 458-468
31. J.-S. Lu, F. Li, V. Degalahal, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, "Compiler-directed instruction duplication for soft error detection". Proceedings of Design, Automation and Test in Europe, 2005, pp. 1056-1057
32. N. Oh, E. J. McCluskey, "Error Detection by Selective Procedure Call Duplication for Low Energy Consumption", IEEE Transactions on Reliability, Vol. 51, No. 4, December 2002, pp. 392-402
33. K. Echtle, B. Hinz, T. Nikolov, "On Hardware Fault Detection by Diverse Software, Proceedings of the 13-th International Conference on Fault-Tolerant Systems and Diagnostics", 1990, pp. 362-367
34. H. Engel, "Data flow transformations to detect results which are corrupted by hardware faults", Proceedings of IEEE High-Assurance Systems Engineering Workshop, 1996, pp. 279-285
35. M. Jochim, "Detecting processor hardware faults by means of automatically generated virtual duplex systems". Proceedings of the International Conference on Dependable Systems and Networks, 2002, pp. 399-408
36. S. K. Reinhardt, S. S. Mukherjee, "Transient Fault Detection via Simultaneous Multithreading", Proceedings of the 27th International Symposium on Computer Architecture, 2000, pp. 25-36
37. E. Rotenberg, "AR-SMT: a microarchitectural approach to fault tolerance in microprocessors", 29-th International Symposium on Fauh-Tolerant Computing, 1999, pp. 84-91
38. H. Engel, "Data Flow Transformations to Detect Results which are corrupted by hardware faults", Proceedings of the IEEE High-Assurance System Engineering Workshop, 1997, pp. 279-285
39. N. Oh, S. Mitra, E. J. McCluskey, "ED4I: Error detection by diverse data and duplicated instructions", IEEE Transactions on Computers, Vol. 51, No. 2, February 2002, pp. 180-199
40. M. Hiller, "Executable assertions for detecting data errors in embedded control systems", Proceedings International Conference on Dependable Systems and Networks, 2000, pp. 24-33
41. J. Vinter, J. Aidemark, P. Folkesson, J. Karlsson, "Reducing Critical Failures for Control Algorithms Using Executable Assertions and Best Effort Recovery", Proceedings of the International Conference on Dependable Systems and Networks, 2001, pp. 347-356
42. G. Miremadi, J. Karlsson, U. Gunneflo, J. Torin, "Two Software Techniques for Online Error Detection", Digest of Papers of the Twenty-Second International Symposium on Fault-Tolerant Computing, 8-10 July 1992, pp. 328-335.
43. S. S. Yau, F.-C. Chen, "An Approach to Concurrent Control Flow Checking", IEEE Transactions on Software Engineering, Vol. 6, No. 2, March 1980, pp. 126-137.
44. N. Oh, P. P. Shirvani, E. J. McCluskey, "Control-Flow Checking by Software Signatures", IEEE Transactions on ReHabiHty, Vol. 51, No. 2, March 2002, pp. 111-122.
45. Z. Alkhalifa, V. S. S. Nair, N. Krishnamurthy, J. A. Abraham, "Design and Evaluation of System-Level Checks for On-Line Control Flow Error Detection", IEEE Transactions on Parallel and Distributed Systems, Vol. 10, No. 6, June 1999, pp. 627-641.
46. O. Goloubeva, M. Rebaudengo, M. Sonza Reorda, M. Violante. "Soft-Error Detection Using Control Flow Assertions", Proceedings of the 18th International Symposium on Defect and Fauh Tolerance in VLSI Systems, 3-5 November 2003, pp. 581-588.
47. O. Goloubeva, M. Rebaudengo, M. Sonza Reorda, M. Violante. "Improved Software-Based Processor Control-Flow Errors Detection Technique", Proceedings of the Annual Reliability and Maintainability Symposium, 26-29 January 2005, pp. 583-589.
48. C. H. Tung, C. W. McCarron, "Concurrent Control Flow Checking in Sequential and Parallel Programs", Conference Record of the Twenty-Fourth Asilomar Conference on Signals, Systems and Computers, Vol. 2, 5-7 November 1990, pp. 851-855.
49. G. Miremadi, J. Torin, "Evaluating Processor-Behavior and Three Error-Detection Mechanisms Using Physical Fault-Injection", IEEE Transactions on Reliability, Vol. 44, No. 3, September 1995, pp. 441-454.
50. R. G. Halse, C. Preece, "Erroneous Execution and Recovery in Microprocessor Systems", Software and Microsystems, Vol. 4, No. 3, June 1985, pp. 63-70.
51. G. A. S. Wingate, C. Preece, "Performance Evaluation of a new Design Tool for Microprocessor Transient Fault Recovery", Microprocessing and Microprogramming, Vol. 27, 1989, pp. 801-808.
52. M. A. Schuette, J. P. Shen, "Exploiting instruction-level parallelism for integrated control-flow monitoring", IEEE Transactions on Computers, Vol. 43, No. 2, February 1994, pp. 129-140.
53. nd European Dependable Computing Conference, 1996, pp. 55-72.
54. th Conference on Dependable Computing for Critical Applications, 27-29 September 1995.
55. G. A. Kanawati, V. S. S. Nair, N. Krishnamurthy, J. A. Abraham, "Evaluation of Integrated System-Level Checks for On-Line Error Detection", Proceedings of the IEEE International Computer Performance and Dependability Symposium, 4-6 September 1996, pp. 292-301.
56. Z. Alkhalifa, V. S. S. Nair, "Design of a Portable Control-Flow Checking Technique", Proceedings of the High-Assurance Systems Engineering Workshop, 11-12 August 1997, pp. 120-123.
57. G. A. Kanawati, N. A. Kanawati, J. A. Abraham, "FERRARI: a Flexible Software-Based Fault and Error Injection System", IEEE Transactions on Computers, Vol. 44, No. 2, February 1995, pp. 248-260.
58. M. Rebaudengo, M. Sonza Reorda, M. Torchiano, M. Violante, "Soft-Error Detection through Software Fault-Tolerance Techniques", Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 1-3 November 1999, pp. 210-218.
59. P. Cheynet, B. Nicolescu, R. Velazco, M. Rebaudengo, M. Sonza Reorda, M. Violante, "Experimentally Evaluating an Automatic Approach for Generating Safety-Critical Software with Respect to Transient Errors", IEEE Transactions on Nuclear Science, Vol. 47, No. 6, December 2000, pp. 2231-2236.
60. A. Aho, R. Sethi, J. Ullman, "Compilers: Principles, Techniques and Tools", Addison-Wesley, 1986.
61. A. Benso, S. Di Carlo, G. Di Natale, P. Prinetto, L. Tagliaferri, "Control-Flow Checking Via Regular Expressions", Proceedings of the IEEE Asian Test Symposium, 19-21 November 2001, pp. 299-303.
62. R. Venkatasubramanian, J. P. Hayes, B. T. Murray, "Low-cost On-line Fault Detection Using Control Flow Assertions", Proceedings of the International On-Line Testing Symposium, 7-9 July 2003, pp. 137-143.
63. P. L. Civera, L. Maechiarulo, M. Rebaudengo, M. Sonza Reorda, M. Violante, "Exploiting Circuit Emulation for Fast Hardness Evaluation", IEEE Transactions on Nuclear Science, Vol. 48, No. 6, December 2001, pp. 2210-2216.
64. B. Nicolescu, Y. Savaria, R. Velazco, "SIED: Software Implemented Error Detection", Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 3-5 November 2003, pp. 589-596.
65. B. Nicolescu, Y. Savaria, R. Velazco, "Performance Evaluation and Failure Rate Prediction for the Soft Implemented Error Detection Technique", Proceedings of the 10th IEEE International On-Line Testing Symposium, 12-14 July 2004, pp. 233-238.
66. B. Nicolescu, Y. Savaria, R. Velazco, "Software Detection Mechanisms Providing Full Coverage Against Single Bit-Flip Faults", IEEE Transactions on Nuclear Science, Vol. 1, No. 6, December 2004, pp. 3510-3518.
67. C. Babbage, "On the mathematical powers of the calculating engine", unpublished manuscript, December 1837, Oxford, Buxton Ms7, Museum of History of Science.
68. Printed in "The Origins of Digital Computers: Selected Papers", B. Randell (ed.), Springer, 1974, pp. 17-52
69. A. Avizienis, J. C. Laprie, "Dependable Computing: from concepts to design diversity", Proceedings of the IEEE, Vol. 74, No. 5, May 1986, pp. 629-638
70. A. Avizienis, "The N-Version approach to fault-tolerant software", IEEE Transactions on Software Engineering, Vol. 11, No. 12, December 1985, pp. 1491-1501
71. B. Randell, "System Structure for Software Fault Tolerance", IEEE Trans, on Software Engineering, Vol. 1, No. 2, June 1975, pp. 220-232
72. D. Pradhan, "Fault-tolerant Computer System Design", Prentice Hall, 1996
73. J. P. Kelly, T. I. McVittie, W. I. Yamamoto, "Implementing design diversity to achieve fauh tolerance", IEEE Software, Vol. 8, no. 4, July 1991, pp. 61-71
74. th International Symposium on Fault-Tolerant Computing, FTCS-18, 1988, pp. 240-245
75. th lEEE/AIAA Digital Avionics Systems Conference, 1991, pp. 203-206
76. th International Symposium on Fault-Tolerant Computing, FTCS-23, 1993, pp. 616-623
77. R. Riter, "Modeling and testing a critical fault-tolerant multi-process system". Proceedings of the 25th International Symposium on Fault-Tolerant Computing, FTCS-25, y1995, pp. 516-521
78. G. Hagelin, "ERICSSON safety system for railway control", Proceedings of the Workshop on Design Diversity in Action, Springer Verlag, 1988, pp 11-21
79. H. Kanzt, C. Koza, "The ELEKTRA railway signalling system: field experience with an actively replicated system with diversity". Proceedings of the 25-th International Symposium on Fault-Tolerant Computing, FTCS-25, 1995, pp. 453-458
80. A. Amendola, L. Impagliazzo, P. Marmo, G. Mongardi, G. Sartore, "Architecture and safety requirements of the ACC railway interlocking system". Proceedings of IEEE International Computer Performance and Dependability Symposium, 1996, pp. 21-29
81. B. Fechner, J. Keller, P. Sobe, "Performance estimation of virtual duplex systems on simultaneous multithreaded processors", 18-th International Parallel and Distributed Processing Symposium, 2004, pp. 214-217
82. K. Echtle, B. Hinz, T. Nikolov, "On Hardware Fault Detection by Diverse Software", Proceedings of the 13-th International Conference on Fault-Tolerant Systems and Diagnostics", 1990, pp. 362-367
83. T. Anderson, P. A. Lee, Fault Tolerance: Principles and Practice, Prentice Hall, 1981
84. A. M. Tyrrell, Recovery blocks and algorithm-based fault tolerance, EUROMICRO 96. 'Beyond 2000: Hardware and Software Design Strategies', Proceedings of the 22nd EuroMicro Conference, 1996, pp. 292-299
85. K. H. Kim, H. O. Welch, "Distributed Execution of Recovery Blocks: an approach to uniform treatment of Hardware and Software Fauhs in Real-Time Applications", IEEE Transactions on Computers, May 1989, pp. 626-636
86. K. H. Kim, L. Bacellar, C. Subbaraman, "Primary-shadow consistency issues in the DRB scheme and the recovery time bound". Proceedings of the 7-th International Symposium on Software ReHability Engineering, 1996, pp. 319-329
87. K. H. Kim, A. Kavianpour, "A distributed recovery block approach to fault-tolerant execution of application tasks in hypercubes", IEEE Transactions on Parallel and Distributed Systems, Vol. 4, No. 1, Jan. 1993, pp. 104-111
88. M. Hecht, J. Agron, H. Hecht, K. H. Kim, "A distributed fault tolerant architecture for nuclear reactor and other critical process control applications". Proceedings of the 21-st International Symposium on Fault-Tolerant Computing, 1991, FTCS-21, pp. 462-498
89. K. M. Chandy, C. V. Ramamoorthy, "Rollback and recovery strategies for computer programs", IEEE Transactions on Computers, Vol. 21, No. 6, June 1972, pp. 546-556
90. th International Symposium on Fault-Tolerant Computing, FTCS-20, 1990, pp. 74-81
91. J. Long, W. K, Fuchs, J. A. Abraham, "Compiler-Assisted Static Checkpoint insertion", 22-th International Symposium on Fault-Tolerant Computing, (FTCS-22), 1992, pp. 58-65
92. D. K. Pradhan, N. H. Vaidya, "Roll-Forward Checkpointing Scheme: A Novel Fault-Tolerant Architecture", IEEE Transactions on Computers, Vol. 43, No. 10, October 1994, pp. 1163-1174
93. A. Ziv, J. Bruck, "Performance Optimization of Checkpointing Scheme with Task Duplication", IEEE Transactions on Computers, Vol. 46, No. 12, December 1997, pp. 1381-1386
94. K. H. Huang, J. A. Abraham, "Algorithm-Based Fault Tolerance for Matrix Operations", IEEE Transactions on Computers, vol. C-33, No. 6, June 1984, pp. 518-528
95. A. Roy-Chowdhury, P. Banerjee, "Tolerance Determination for Algorithm Based Checks using Simplified Error Analysis", Proc. IEEE International Fault Tolerant Computing Symposium, 1993
96. J.-Y. Jou, J. A. Abraham, "Fault-Tolerant FFT Networks", IEEE Transactions on Computers, Vol. 37, No. 5, May 1988, pp. 548-561
97. S.-J. Wang, N. K. Jha, "Algorithm-Based Fault Tolerance for FFT Networks", IEEE Transactions on Computers, Vol. 43, No. 7, July 1994, pp. 849-854
98. A. Mishra, P. Banerjee, "An Algorithm-Based Error Detection Scheme for the Multigrid Method", IEEE Transactions on Computers, Vol. 52, No. 9, September 2003, pp. 1089-1099
99. M. Rebaudengo, M. Sonza Reorda, M. Violante, "A New Software-based technique for low-cost Fault-Tolerant application", IEEE Annual Reliability and Maintainability Symposium, 2003, pp. 25-28
100. M. Rebaudengo, M. Sonza Reorda, M. Violante, "A new approach to softwareimplemented fault tolerance", JETTA: The Journal of Electronic Testing: Theory and Applications, Kluwer Academic PubHshers, N. 20, August 2004, pp. 433-437.
101. P. Cheynet, B. Nicolescu, R. Velazco, M. Rebaudengo, M. Sonza Reorda, M. Violante, "Experimentally evaluating an automatic approach for generating safety-critical software with respect to transient errors", IEEE Transactions on Nuclear Science, Vol. 47, No. 6, December 2000, pp. 2231-2236
102. O. Goloubeva, M. Rebaudengo, M. Sonza Reorda, M. Violante, "Soft-error Detection Using Control Flow Assertions", DFT2003: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2003, pp. 581-588
103. M. Rebaudengo, M. Sonza Reorda, M. Torchiano, M. Violante, "A source-to-source compiler for generating dependable software". Proceedings of the IEEE International Workshop on Source Code Analysis and Manipulation (SCAM), 2001, pp. 33-42
104. P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, M. Violante, "An FPGA-based approach for speeding-up Fault Injection campaigns on safety-critical circuits". Journal of Electronic Testing: Theory and Applications (JETTA), Kluwer Academic Publishers, Vol. 18, No. 3, June 2002, pp. 261-271
105. O. Goloubeva, M. Rebaudengo, M. Sonza Reorda, M. Violante, "Software Techniques for Dependable Computer-based Systems", chapter in Space radiation environment and its effects on spacecraft components and systems, Cepadues ed., Toulouse (France), ISBN 2-85428-654-5, 2004
106. M. Rebaudengo, M. Sonza Reorda, M. Torchiano, M. Violante, "An experimental evaluation of the effectiveness of automatic rule-based transformations for safetycritical applications", DFT'OO, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, October 2000, pp. 257-265
107. M. Turmon, R. Granat, D. S. Katz, J. Z. Lou, "Tests and Tolerances for High-Performance Software-Implemented Fault Detection", IEEE Transactions on Computers, Vol. 52, No. 5, May 2003, pp. 579-591
108. B. Nicolescu, R. Velazco, M. Sonza Reorda, "Effectiveness and Limitations of Various Software Techniques for "Soft Error" Detection: a comparative study", Proceedings of the IEEE 7-th International On-Line Testing Workshop, 2001, pp. 172-177
109. A. Mahmood, E. J. McCluskey, "Concurrent error detection using watchdog processors-a survey", IEEE Transaction on Computers, Vol. 37, No. 2, February 1988, pp. 160-174.
110. F. Rodriguez, J. C. Campelo, J. J. Serrano, "Improving the interleaved signature instruction stream technique", IEEE Canadian Conference on Electrical and Computer Engineering, 2003, Vol. 1, pp. 93-96
111. F. Rodriguez, J. C. Campelo, J. J. Serrano, "A Watchdog Processor Architecture with Minimal Performance Overhead", International Conference on Computer Safety, Reliability and Security, 2002, pp. 261-272
112. J. Ohlsson, M. Rimen, "Implicit Signature Checking", Proc. 25th International Symposium on Fault-Tolerant Computing, 1995, pp. 218-227.
113. J. Ohlsson, M. Rimen, U. Gunneflo, "A study of the effects of transient fault injection into a 32-bit RISC with built-in watchdog", Twenty-Second International Symposium on Fault-Tolerant Computing, 1992, FTCS-22, pp. 316-325.
114. N. R. Saxena, E. J. McCluskey, "Control Flow Checking Using Watchdog Assists and Extended-Precision Checksums", IEEE Transactions on Computers, Vol. 39, No. 4, Apr. 1990, pp. 554-559.
115. N. R. Saxena, E. J. McCluskey, "Control-flow checking using watchdog assists and extended-precision checksums". Digest of Papers, of Nineteenth International Symposium on Fault-Tolerant Computing, 21-23 June 1989, pp. 428-435.
116. N. J. Waiter, W.-m. W. Hwu, "A software based approach to achieving optimal performance for signature control flow checking", FTCS-20. Digest of Papers of 20th International Symposium on Fault-Tolerant Computing, 26-28 June 1990 pp. 442-449.
117. K. Wilken, J. P. Shen, "Continuous signature monitoring: efficient concurrent-detection of processor control errors", Proc. IEEE International Test Conference, 1988, pp. 914-925.
118. K. Wilken, J. P. Shen, "Continuous Signature Monitoring: Low-Cost Concurrent Detection of Processor Control Errors", IEEE Trans, on Computer-Aided Design, Vol. 9, No. 6, June 1990, pp. 629-641.
119. K. D. Wilken, "Optimal signature placement for processor-error detection using signature monitoring". Digest of Papers of Twenty-First International Symposium on Fault-Tolerant Computing, 1991, pp. 326-333.
120. K. D. Wilken, "An optimal graph-construction approach to placing program signatures for signature monitoring", IEEE Transactions on Computers, Vol. 42, Issue: 11, Nov. 1993, pp. 1372-1381.
121. J. P. Shen and M. A. Schuette, "On-line Self-Monitoring Using Signatured Instruction Streams", Proc. IEEE International Test Conference, 1983, 1983, pp. 275-282.
122. M. Namjoo, "Techniques for concurrent testing of VLSI processor operation", in IEEE International Test Conference, 1982, Nov. 15-18, 1982, pp. 461-468.
123. M. Namjoo, "CERBERUS-16: An architecture for a general purpose watchdog processor". Digest of Papers of Thirteenth International Symposium on Fault-Tolerant Computing, 1983, pp. 216-219.
124. M. Namjoo, E. J. McCluskey, "Watchdog processors and capability checking". Digest of Papers of Twelfth International Symposium on Fault-Tolerant Computing, FTCS-12, 1982, pp. 245-248
125. A. Mahmood, D. J. Lu, and E. J. McCluskey, "Concurrent fault detection using a watchdog processor and assertions", Proc. IEEE International Test Conference, 1983, pp. 622-628
126. S. H. Saib, "Distributed architectures for reliability", Proc. AIAA Computer in Aerospace Conference, 1979, pp. 458-462
127. A. Mahmood, A. Ersoz, E. J. McCluskey, "Concurrent system level error detection using a watchdog processor", Proc. IEEE International Test Conference, 1985, pp. 145-152
128. T. Sridhar and S. M. Thatte, "Concurrent checking of program flow in VLSI processors", in IEEE International Test Conference, 1982, Nov. 15-18, 1982, pp. 191-199.
129. A. Benso, S. Di Carlo, G. Di Natale, P. Prinetto, "A watchdog processor to detect data and control flow errors", On-Line Testing Symposium, 2003. IOLTS 2003. 9th IEEE, 7-9 July 2003, pp. 144-148
130. J. B. Eifert, J. P. Shen, "Processor Monitoring Using Asynchronous Signatured Instruction Streams", in Dig., 14th Int. Conf. Fault-Tolerant Comput., FTCS-14, Kissimmee, PL, June 20-22, 1984, pp. 394-399
131. S. J. Upadhyaya, B. Ramamurthy, "Concurrent process monitoring with no reference signatures", IEEE Transactions on Computers, Vol.: 43, Issue: 4, April 1994, pp. 475-480
132. T. Michel, R. Leveugle and G. Saucier, "A New Approach to Control Flow Checking without Program Modification", Proc. FTCS-21, 1991, pp. 334-341.
133. H. Madeira, J. Camoes, J. G. Silva, "A watchdog processor for concurrent error detection in multiple processor system", Microprocessors and Microsystems, Vol. 15, No. 3, April 1991, pp. 123-131
134. X. Delord, G. Saucier, "Control flow checking in pipelined RISC microprocessors: the Motorola MC88100 case study", Proceedings of Euromicro '90 Workshop on Real Time, 6-8 June 1990, pp. 162-169.
135. M. Z. Khan, J. G. Tront, "Detection of transient faults in microprocessors by concurrent monitoring". Test Conference, 1989. Proceedings. 'Meeting the Tests of Time'., International, 29-31 Aug. 1989, p. 948
136. S. P. Tomas and J. P. Shen, "A roving monitoring processor for detection of control flow errors in multiple processor systems", in Proc. IEEE Int. Conf Comput. Design: VLSI Comput., Port Chester, NY, Oct. 7-10, 1985, pp. 531-539.
137. M. Namjoo, "CERBERUS-16: An Architecture for a General Purpose Watchdog Processor", Proc. Symposium on Fault-Tolerant Computing, 1983, pp. 216-219.
138. D. J. Lu, "Watchdog processor and structural integrity checking", IEEE Trans. Computers, vol. C-31, 1982 Jul, pp. 681-685.
139. J. R. Kane and S. S. Yau, "Concurrent software fault detection", IEEE Trans. Software Eng., vol. SE-1, pp. 87-99, Mar. 1975.
140. G. Miremadi, J. Ohlsson, M. Rimen, J. Karlsson, "Use of Time and Address Signatures for Control Flow Checking", International Conference on Dependable Computing for Critical Applications (DCCA-5), 1995, pp. 113-124.
141. H. Madeira and J. G. Silva, "On-line Signature Learning and Checking", Dependable Comp. For Critical Applications, DCCA-2, Springer-Verlag, 1992.
142. B. Ramamurthy, S. Upadhyaya, "Watchdog processor-assisted fast recovery in distributed systems". International Conference on Dependable Computing for Critical Applications (DCCA-5), 1995, pp. 125-134
143. A. Mahmood and E. J. McCluskey, "Watchdog Processor: Error Coverage and Overhead", 15th Ann. Int'l Symp. Fault-Tolerant Computing (FTCS-15), pp. 214-219, June 1985.
144. V. S. Iyengar and L. L. Kinney, "Concurrent fault detection in microprogrammed control units", IEEE Trans. Comput., vol. C-34, pp. 810-821, Sept. 1985.
145. D. J. Lu, "Watchdog processor and VLSI", in Proc. Nat. Electron. Conf, vol. 34, Chicago, IL, Oct. 27-28, 1980, pp. 240-245.
146. S. S. Yau, F.-C. Chen, "An Approach to Concurrent Control Flow Checking", IEEE Transactions on Software Engineering, Vol. SE-6, No. 2, March 1980, pp. 126-137.
147. S. M. Omstein, W. R. Crowther, M. F. Kraley, R. D. Bressler, A. Michel, and F. E. Heart, "Pluribus - A reliable multiprocessor", in Proc. AFIPS Conf., vol. 44, Anahein, CA, May 19-22, 1975, pp. 551-559.
148. J. R. Connet, E. J. Pasternak, and B. D. Wagner, "Software defenses in real time control systems", in Dig. Int. Symp. Fault Tolerant Comput., FTCS-2, Newton, MA, June 19-21, 1972, pp. 94-99.
149. J. S. Novak and L. S. Tuomenoksa, "Memory mutilation in stored program controlled telephone systems", in Conf. Rec. 1970 Int. Conf Commun., vol. 2, 1970, pp. 43-32 to 43-45.
150. S. F. Daniels, "A concurrent test technique for standard microprocessors", in Dig. Papers Compcon Spring 83, San Francisco, CA, Feb. 28 - Mar. 3, 1983, pp. 389-394.
151. P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, M. Violante, "An FPGA-based approach for speeding-up Fault Injection campaigns on safety-critical circuits". Journal of Electronic Testing: Theory and Applications, Vol. 18, No. 3, June 2002, pp. 261-271
152. http://www.eembc.org
153. N. Oh, S. Mitra, E. J. McCluskey, "ED4I: error detection by diverse data and duplicated instructions", IEEE Transactions on Computers, Vol. 51, No. 2, Feb. 2002, pp. 180-199
154. K. H. Huang, J. A. Abraham, "Algorithm-Based Fault Tolerance for Matrix Operations", IEEE Transaction on Computers, vol. 33, Dec. 1984, pp. 518-528
155. P. Cheynet, B. Nicolescu, R. Velazco, M. Rebaudengo, M. Sonza Reorda, M. Violante, "Experimentally evaluating an automatic approach for generating safety-critical software with respect to transient errors", IEEE Transaction on Nuclear Science, Vol. 47, No. 6, December 2000, pp. 2231-2236
156. O. Goloubeva, M. Rebaudengo, M. Sonza Reorda, M. Violante, "Soft-error Detection Using Control Flow Assertions", IEEE Int.l Symp. on Defect and Fault Tolerance in VLSI Systems, 2003, pp. 581-588
157. L. Bolzani, M. Rebaudengo, M. Sonza Reorda, F. Vargas, M. Violante, "Hybrid Soft Error Detection by means of Infrastructure IP cores", IEEE International On-Line Testing Symposium, 2004, pp. 79-84
158. P. Bernardi, L. Bolzani, M. Rebaudengo, M. Sonza Reorda, F. Vargas, M. Violante, "Hybrid Soft Error Detection by means of Infrastructure IP cores", IEEE International Conference on Dependable Systems and Networks, 2005, pp. 50-58
159. P. Bernardi, L. Bolzani, M. Rebaudengo, M. Sonza Reorda, F. Vargas, M. Violante, "A new Hybrid Fault Detection Technique for Systems-on-a- Chip", accepted for publication on IEEE Transactions on Computer, 2006
160. A. Rajabzadeh, M. Mohandespour, G. Miremadi, "Error Detection Enhancement in COTS Superscalar Processors with Event Monitoring Features", Proc. of the 10-th IEEE Pacific Rim International Symposium on Dependable Computing, 2004, pp. 49-54
161. A. Rajabzadeh, "Experimental Evaluation of Master/Checker Architecture Using Power Supply- and Software-Based Fault Injection", Proc. of the 10-th IEEE On-Line Testing Symposium, 2004, pp. 239-244
162. A. Rajabzadeh, "A 32-bit COTS-based Fault-Tolerant Embedded System", Proc. Of the 11-th IEEE On-Line Testing Symposium, 2005
163. J. Clark, D. Pradhan, Fault Injection: A method for Validating Computer-System Dependability, IEEE Computer, June 1995, pp. 47-56
164. T. A. Delong, B. W. Johnson, J. A. Profeta III, A Fault Injection Technique for VHDL Behavioral-Level Models, IEEE Design & Test of Computers, Winter 1996, pp. 24-33
165. J. Carreira, H. Madeira, J. Silva, Xception: Software Fault Injection and Monitoring in Processor Functional Units, DCCA-5, Conference on Dependable Computing for Critical Applications, Urbana-Champaign, USA, September 1995, pp. 135-149
166. G. A. Kanawati, N. A. Kanawati, J. A. Abraham, FERRARI: A Flexible Software-Based Fault and Error Injection System, IEEE Trans, on Computers, Vol 44, N. 2, February 1995, pp. 248-260
167. T. Lovric, Processor Fault Simulation with ProFI, European Simulation Symposium ESS95, 1995, pp. 353-357
168. J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J. C. Fabre, J.-C. Laprie, E. Martins, D. Powell, Fault Injection for Dependability Validation: A Methodology and some Applications, IEEE Transactions on Software Engineering, Vol. 16, No. 2, February 1990, pp. 166-182
169. L. T. Young, R, Iyer, K. K. Goswami, A Hybrid Monitor Assisted Fault injection Experiment, Proc. DCCA-3, 1993, pp. 163-174
170. P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, M. Violante, "Exploiting Circuit Emulation for Fast Hardness Evaluation", IEEE Transactions on Nuclear Science, Vol. 48, No. 6, December 2001, pp. 2210-2216
171. A. Benso, M. Rebaudengo, L. Impagliazzo, P. Marmo, "Fault List Collapsing for Fault Injection Experiments", Annual Reliability and Maintainability Symposium, January 1998, Anaheim, Cahfomia, USA, pp. 383-388
172. M. Sonza Reorda, M. Violante, "Efficient analysis of single event transients". Journal of Systems Architecture, Elsevier Science, Amsterdam, Netherland, Vol. 50, No. 5, 2004, pp. 239-246
173. TetraMAX, www.synopsys.com
174. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, J. Karlsson, "Fault Injection into VHDL Models: the MEFISTO Tool", Proc. FTCS-24, 1994, pp. 66-75
175. T. A. Delong, B. W. Johnson, J. A. Profeta III, "A Fault Injection Technique for VHDL Behavioral-Level Models", IEEE Design & Test of Computers, Winter 1996, pp. 24-33
176. D. Gil, R. Martinez, J. V. Busquets, J. C. Baraza, P. J. Gil, "Fault Injection into VHDL Models: Experimental Validation of a Fault Tolerant Microcomputer System", Dependable Computing EDCC-3, September 1999, pp. 191-208
177. J. Boue, P. Petillon, Y. Crouzet, "MEFISTO-L: A VHDL-Based Fault Injection Tool for the Experimental Assessment of Fault Tolerance", Proc. FTCS'98, 1998
178. B. Parrotta, M. Rebaudengo, M. Sonza Reorda, M. Violante, "New Techniques for Accelerating Fault Injection in VHDL descriptions", IEEE International On-Line Test Workshop, 2000, pp. 61-66
179. A. Benso, M. Rebaudengo, M. Sonza Reorda, "Fault Injection for Embedded Microprocessor-based Systems", Journal of Universal Computer Science (Special Issue on Dependability Evaluation and Validation), Vol. 5, No. 5, pp. 693-711