Error detection enhancement in COTS superscalar processors with event monitoring features

Proceedings - IEEE Pacific Rim International Symposium on Dependable Computing

Volumn , Issue , 2004, Pages 49-54

  Rajabzadeh, Amir ^a   Mohandespour, Mirzad ^a   Miremadi, Ghassem ^a  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

COMMERCIAL OFF-THE-SHELF (COTS); COMMITTED INSTRUCTION COUNTING (CIC); SOFTWARE IMPLEMENTED FAULT INJECTION (SWIFI);

ALGORITHMS; COMPUTER SOFTWARE; COMPUTER SYSTEM RECOVERY; ERROR DETECTION; INFORMATION ANALYSIS; MATHEMATICAL MODELS; SECURITY OF DATA; VECTORS;

PROGRAM PROCESSORS;

EID: 2642544019     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PRDC.2004.1276552     Document Type: Conference Paper

References (21)

1. Advanced Micro Devices, Inc., AMD x86-64 Architecture Programmer's Manual, Volume 2: System Programming, September 2002.
2. Compaq Computer Corp., Alpha Architecture Handbook, 1998.
3. Intel Corp., Pentium ® Processor Family Developer's Manual, 1997.
4. rd IFIP Working Conference on Dependable Computing for Critical Applications (DCCA-3), Mondello, Italy, Sept. 92, pp. 121-132.
5. H. Madeira and J.G. Silva, "On-line signature learning and checking: experimental evaluation", proceedings of IEEE CompEuro 91: Advanced Computer Technology, Reliable Systems and Applications, Italy, May 1991, pp. 642-646.
6. H. Madeira, J. Camoes and J.G. Silva, "Signature verification: a new concept for building simple and effective watchdog processors", Proceedings of the IEEE Mediterranean Electrotechnical Conference, May 1991, pp. 1188-1191.
7. A. Mahmood and E.J. McCluskey, "Concurrent error detection using watchdog processors - a survey", IEEE Transactions on Computers, Feb. 1988, pp. 160-174.
8. MIPS Technologies Inc., MIPS R10000 Microprocessor User's Manual, Oct. 1996.
9. G. Miremadi, J. Ohlsson, M. Rimen, and J. Karlsson, "Use of Time, Location and Instruction Signatures for Control Flow Checking", Proceedings of the DCCA-6 International Conference, Urbana Champaign, IEEE Computer Society Press, ISBN 3-211-82649, 1998.
10. Motorola Inc., PowerPC ™ 604 RISC Microprocessor Technical Summary, 1994.
11. N. Oh, P.P. Shirvani and E.J. McCluskey, "Error Detection by Duplicated Instructions In Super-scalar Processors", IEEE Trans. on Reliability, Mar. 2002, pp. 63-75.
12. M. Namjoo and E.J. McCluskey, "Watchdog processors and capability checking", FTCS-12, Santa Monica, CA, June 1982, pp. 245-248.
13. J. Ohlsson and M. Rimen, "Implicit signature checking", FTCS-25, 1995, pp. 218-227.
14. Kontron Embedded Computers AG, ETX-P3M User's Guide, 2003, URL:http://www.kontron.com.
15. PCI Industrial Computer Manufactures Group, CompactPci Industrial Boards, http://www.picmg.org.
16. AdvanTech Industrial Computers, http://www.advantech.com.
17. P. Croll and P. Nixon, "Developing safety-critical software within a CASE environment", IEE Colloquium on Computer Aided Software Engineering Tools for Real-Time Control, Apr 1991, pp. 8.
18. th Asian Test Symposium, Nov. 2001, pp. 229-303.
19. P. Chevochot and I. Puaut, "Experimental evaluation of the fail-silent behavior of a distributed real-time run-time support built from COTS components", Proceedings of The International Conference on Dependable Systems and Network, July 2001, pp. 304-313.
20. A. Avizienis, "A fault tolerance infrastructure for dependable computing with high-performance COTS components", Proceedings International Conference on Dependable Systems and Networks, June 2000, pp.492-500.
21. C.D. Gill, R.K. Cytron and D.C. Schmidt," Multiparadigm scheduling for distributed real-time embedded computing", Proceedings of the IEEE, Volume 91, Issue: I, Jan. 2003, pp. 183-197.