ED 4I: Error detection by diverse data and duplicated instructions

IEEE Transactions on Computers

Volumn 51, Issue 2, 2002, Pages 180-199

  Oh, Nahmsuk ^a,b   Mitra, Subhasish ^a,b   McCluskey, Edward J ^a,b  

^a IEEE   (United States)

^b Stanford University   (United States)

Author keywords

Concurrent error detection; Data diversity; Duplicated instructions; Low cost fault tolerance; Software implemented hardware fault tolerance (SIHFT)

Indexed keywords

COMMERCIAL OFF THE SHELF; DATA DIVERSITY; EMBEDDED COMPUTING SYSTEMS; FAULT DETECTION PROBABILITY; FAULT INJECTION SIMULATIONS; SINGLE EVENT UPSETS; SOFTWARE IMPLEMENTED HARDWARE FAULT TOLERANCE; SYSTEM ON CHIP;

COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; ERROR CORRECTION; FAULT TOLERANT COMPUTER SYSTEMS;

ERROR DETECTION;

EID: 0036472442     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.980007     Document Type: Article

References (41)

1. Executable assertions for detecting data errors in embedded control systems
2. Transparent redundancy in the time-triggered architecture
3. Fault tolerant computing for radiation environment
4. Fault tolerant algorithms and architectures for robotics
5. Control flow checking by software signatures
6. Watchdog processor: Error coverage and overhead
7. The watchdog task: Concurrent error detection using assertions
8. Two software techniques for on-line error detection
9. Use of time, location and instruction signatures for control flow checking
10. Low cost concurrent error detection in a VLIW architecture using replicated instructions
11. EDDI: Error detection by duplicated instructions in superscalar processors
12. Probabilistic treatment of general combinational networks
13. A design diversity metric and reliability analysis for redundant systems
14. On the implementation of N-version programming for software fault-tolerance during program execution
15. The consensus recovery block
16. Definition and analysis of hardware and software fault tolerant architectures
17. Fault tolerance by design diversity: Concepts and experiments
18. Architectural principles for safety-critical real-time applications
19. Assuring design diversity in N-version software: A design paradigm for N-version programming
20. N version programming: A fault-tolerance approach to reliability of software operation
21. Fault-tolerant reliability modeling
22. Reliability evaluation of fly-by-wire computer systems
23. Data diversity: An approach to software fault tolerance
24. Dependable flight control system using data diversity with error recovery
25. Error detecting and correcting binary codes for arithmetic operations
26. Concurrent error detection in ALU's by recomputing with shifted operands
27. Vital coded microprocessor principles and application for various transit systems
28. Vital coded processor and safety related software design
29. Data flow transformations to detect results which are corrupted by hardware faults
30. A theoretical basis for the analysis of multi-version software subject to coincident errors
31. Conceptual modeling of coincident failures in multiversion software
32. A BiCMOS dynamic multiplier using wallace tree reduction architecture and 1.5-V full-swing BiCMOS dynamic logic circuits
33. Compiler analysis of the value ranges for variables
34. Accurate static branch prediction by value range propagation
35. Bitwidth analysis with application to silicon compilation
36. Software implemented hardware fault tolerance
37. Error correction by alternate-data retry