Effectiveness and limitations of various software techniques for "Soft error" detection: A comparative study

Proceedings - 7th International On-Line Testing Workshop, IOLTW 2001

Volumn 2001-January, Issue , 2001, Pages 172-177

  Nicolescu, B ^a   Velazco, R ^a   Sonza Reorda, M ^b  

^a TIMA LABORATORY   (France)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BIT-FLIPS; COMPARATIVE STUDIES; DETECTION CAPABILITY; DIGITAL ARCHITECTURE; FAULT INJECTION; ON-LINE DETECTION; SOFT ERROR; SOFTWARE TECHNIQUES;

RADIATION HARDENING;

EID: 85042751560     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/OLT.2001.937838     Document Type: Conference Paper

References (11)

1. B. Randell, "System Structure for Software Fault Tolerant," IEEE Trans. On Software Engineering, Vol. 1, No. 2, Jun. 1975, pp. 220-232
2. R. Velazco, D. Bessot, R. Eccofet, S. Duzellier, Two CMOS memory cells suitable for the design of SEU tolerant VLSI circuits, IEEE Transactions on Nuclear Science, Vol. 6, no. 41, pp. 2229-2234, 1994.
3. L. Rockett, "An SEU Hardened CMOS Data Latch Design", IEEE Trans. On Nuclear Science, Vol. 35, No. 6, Dec. 1988
4. M. N. Liu and S Witaker, "", IEEE Trans. On Nuclear Science, Vol. 39, No. 6, pp. 1679-1684, Dec. 1992
5. M. Nicolaidis, "Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies", VTS'99: IEEE VLSI Test Symposium, 1999, pp. 86-94
6. K. H. Huang, J. A. Abraham, "Algorithm-Based Fault Tolerance for Matrix Operations", IEEE Trans. on Computers, vol. 33, December 1984, pp. 518-528
7. Z. Alkhalifa, V.S.S. Nair, N. Krishnamurthy, J.A. Abraham, "Design and Evaluation of System-level Checks for On-line Control Flow Error Detection," IEEE Trans. On Parallel and Distributed Systems, Vol. 10, No. 6, Jun. 1999, pp. 627-641
8. S.S. Yau, F.-C. Chen, "An Approach to Concurrent Control Flow Checking," IEEE Trans. On Software Engineering, Vol. 6, No. 2, March 1980, pp. 126-137
9. M. Rebaudengo, M. Sonza Reorda, M. Torchiano, M. Violante, "Soft-error Detection through Software Fault-Tolerance techniques", DFT'99: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Austin (USA), November 1999, pp. 210-218
10. P. Cheynet, B. Nicolescu, R. Velazco, M. Rebaudengo, M. Sonza Reorda, M. Violante, Experimentally Evaluating an Automatic Approach for Generating Safety-Critical Software with Respect to Transient Errors, IEEE Transactions on Nuclear Science, à paraître janvier 2001
11. R. Velazco, Ph. Cheynet, A. Tissot, J. Haussy, J. Lambert, R. Ecoffet, "Evidences of SEU tolerance for digital implementations of Artificial Neural Networks: one year MPTB flight results", session W, RADECS'99, Abbaye de Fontevraud, 13-17 septembre 1999.