Control-flow checking by software signatures

IEEE Transactions on Reliability

Volumn 51, Issue 1, 2002, Pages 111-122

  Oh, Nahmsuk ^a,b   Shirvani, Philip P ^a,b   McCluskey, Edward J ^a,b  

^a IEEE   (United States)

^b Stanford University   (United States)

Author keywords

Assigned signatures; Control flow checking; Fault injection experiments; Signature monitoring; Software error detection

Indexed keywords

ASSIGNED SIGNATURES; CONTROL FLOW CHECKING; FAULT INJECTION EXPERIMENTS; SIGNATURE MONITORING; SOFTWARE ERROR DETECTION; SOFTWARE SIGNATURES;

ALGORITHMS; COMPUTER OPERATING SYSTEMS; COMPUTER SOFTWARE; DATA FLOW ANALYSIS; ERROR DETECTION; FAILURE ANALYSIS; MULTIPROGRAMMING; RESPONSE TIME (COMPUTER SYSTEMS);

ELECTRONIC DOCUMENT IDENTIFICATION SYSTEMS;

EID: 0036507891     PISSN: 00189529     EISSN: None     Source Type: Journal    
DOI: 10.1109/24.994926     Document Type: Article

References (23)

1. Watchdog processor and structural integrity checking
2. Two software techniques for on-line error detection
3. An approach to concurrent control flow checking
4. The watchdog task: Concurrent error detection using assertions
5. Techniques for concurrent testing of VLSI processor operation
6. On-line self-monitoring using signatured instruction streams
7. Processor monitoring using asynchronous signatured instruction streams
8. Concurrent error detection using signature monitoring and encryption: Low-cost concurrent-detection of processor control errors
9. Continuous signature monitoring: Low-cost concurrent-detection of processor control errors
10. Control-flow checking using watchdog assists and extended-precision checksums
11. On-line signature learning and checking
12. Implicit signature checking
13. Concurrent control flow checking in sequential and parallel program
14. Fault injection evaluation of assigned signatures in RISC processors
15. Fault-tolerant systems in a space environment: The CRC ARGOS project
16. The USA experiment on the ARGOS satellite: A low cost instrument for timing x-ray binaries
17. Watchdog processors and VLSI
18. Watchdog processor: Error coverage and overhead
19. Using executable assertions for testing and fault tolerance
20. Time behavior monitoring as an error detection mechanism
21. Exploiting instruction-level parallelism for integrated control-flow monitoring
22. Effectiveness of temporal redundancy of parallel computational processes