-
3
-
-
0000431078
-
Low cost concurrent error detection in a VLIW architecture using replicated instructions
-
J. G. Holm and P. Banerjee, "Low cost concurrent error detection in a VLIW architecture using replicated instructions," in Proc. Int. Conf. Parallel Processing, 1992, pp. 192-195.
-
(1992)
Proc. Int. Conf. Parallel Processing
, pp. 192-195
-
-
Holm, J.G.1
Banerjee, P.2
-
4
-
-
0036507790
-
Error detection by duplicated instructions in super-scalar processors
-
Mar.
-
N. Oh, P. Shirvani, and E. J. McCluskey, "Error detection by duplicated instructions in super-scalar processors," IEEE Trans. Rel., vol. 51, pp. 63-75, Mar. 2002.
-
(2002)
IEEE Trans. Rel.
, vol.51
, pp. 63-75
-
-
Oh, N.1
Shirvani, P.2
McCluskey, E.J.3
-
5
-
-
0008534424
-
Error detecting and correcting binary code for arithmetic operation
-
Sept.
-
D. T. Brown, "Error detecting and correcting binary code for arithmetic operation," Trans. Electronic Computers, vol. 9, pp. 333-337, Sept. 1960.
-
(1960)
Trans. Electronic Computers
, vol.9
, pp. 333-337
-
-
Brown, D.T.1
-
6
-
-
0020152817
-
Concurrent error detection in ALU's by recomputing with shifted operands
-
July
-
H. J. Patel and L. Y. Fung, "Concurrent error detection in ALU's by recomputing with shifted operands," IEEE Trans. Comput., vol. 31, pp. 589-595, July 1982.
-
(1982)
IEEE Trans. Comput.
, vol.31
, pp. 589-595
-
-
Patel, H.J.1
Fung, L.Y.2
-
7
-
-
0036472442
-
4 I: Error detection by diverse data and duplicated instruction
-
Feb.
-
4 I: Error detection by diverse data and duplicated instruction," IEEE Trans. Comput., vol. 51, pp. 180-199, Feb. 2002.
-
(2002)
IEEE Trans. Comput.
, vol.51
, pp. 180-199
-
-
Oh, N.1
Mitra, S.2
McCluskey, E.J.3
-
8
-
-
0030691711
-
Data flow transformation to detect results which are corrupted by hardware faults
-
H. Engel, "Data flow transformation to detect results which are corrupted by hardware faults," in IEEE High Assurance Systems End. Workshop, 1997, pp. 279-285.
-
(1997)
IEEE High Assurance Systems End. Workshop
, pp. 279-285
-
-
Engel, H.1
-
9
-
-
33747346430
-
Two software techniques for on-line error detection
-
G. Miremadi, J. Karlsson, J. U. Gunneflo, and J. Torin, "Two software techniques for on-line error detection," in Dig. Papers, 22nd Annu. Int. Symp. Fault-Tolerant Computing, 1992, pp. 328-335.
-
(1992)
Dig. Papers, 22nd Annu. Int. Symp. Fault-tolerant Computing
, pp. 328-335
-
-
Miremadi, G.1
Karlsson, J.2
Gunneflo, J.U.3
Torin, J.4
-
10
-
-
2642567146
-
Use of time, location and instruction signatures for control flow checking
-
(Springer-Verlag Series for Dependable Computing Systems), Sept.
-
G. Miremadi, J. T. J. Ohlsson, M. Rimen, and J. Karlsson, "Use of time, location and instruction signatures for control flow checking," presented at the Int. Working Conf. Dependable Computing for Critical Applications (DCCA-5) (Springer-Verlag Series for Dependable Computing Systems), Sept. 1995.
-
(1995)
Int. Working Conf. Dependable Computing for Critical Applications (DCCA-5)
-
-
Miremadi, G.1
Ohlsson, J.T.J.2
Rimen, M.3
Karlsson, J.4
-
11
-
-
0000347178
-
An approach to concurrent control flow checking
-
Mar.
-
S. S. Yau and F. C. Chen, "An approach to concurrent control flow checking," IEEE Trans. Software Eng., vol. SE-6, pp. 126-137, Mar. 1980.
-
(1980)
IEEE Trans. Software Eng.
, vol.SE-6
, pp. 126-137
-
-
Yau, S.S.1
Chen, F.C.2
-
12
-
-
0036507891
-
Control-flow checking by software signatures
-
Mar.
-
N. Oh, P. P. Shirvani, and E. J. McCluskey, "Control-flow checking by software signatures," IEEE Trans. Rel., vol. 51, pp. 111-122, Mar. 2002.
-
(2002)
IEEE Trans. Rel.
, vol.51
, pp. 111-122
-
-
Oh, N.1
Shirvani, P.P.2
McCluskey, E.J.3
-
13
-
-
84964978136
-
Soft-error detection using control flow assertions
-
Nov. 3-5
-
O. Goloubeva, M. Rebaudengo, M. Sonza-Reorda, and M. Violante, "Soft-error detection using control flow assertions," in Proc. 18th IEEE Int. Symp. Defect Fault Tolerant VLSI Systems, Nov. 3-5, 2003, pp. 581-588.
-
(2003)
Proc. 18th IEEE Int. Symp. Defect Fault Tolerant VLSI Systems
, pp. 581-588
-
-
Goloubeva, O.1
Rebaudengo, M.2
Sonza-Reorda, M.3
Violante, M.4
-
14
-
-
0032674982
-
Design and evaluation of system-level checks for on-line control flow error detection
-
June
-
Z. Alkhalifa, V. S. S. Nair, N. Krishnamurthy, and J. A. Abraham, "Design and evaluation of system-level checks for on-line control flow error detection," IEEE Trans. Parallel Distrib. Syst., vol. 10, pp. 627-641, June 1999.
-
(1999)
IEEE Trans. Parallel Distrib. Syst.
, vol.10
, pp. 627-641
-
-
Alkhalifa, Z.1
Nair, V.S.S.2
Krishnamurthy, N.3
Abraham, J.A.4
-
15
-
-
0020302217
-
Techniques for concurrent testing of VLSI processor operation
-
M. Namjoo, "Techniques for concurrent testing of VLSI processor operation," in Dig. Papers, IEEE Test Conf., 1982, pp. 461-468.
-
(1982)
Dig. Papers, IEEE Test Conf.
, pp. 461-468
-
-
Namjoo, M.1
-
16
-
-
0020914974
-
On-line self-monitoring using signatured instruction streams
-
J. P. Shen and M. A. Schuette, "On-line self-monitoring using signatured instruction streams," in Int. Test Conf. Proc., 1982, pp. 275-282.
-
(1982)
Int. Test Conf. Proc.
, pp. 275-282
-
-
Shen, J.P.1
Schuette, M.A.2
-
17
-
-
0025416472
-
Control-flow checking using watchdog assists and extended-precision checksums
-
Apr.
-
N. R. Saxena and E. J. McCluskey, "Control-flow checking using watchdog assists and extended-precision checksums," IEEE Trans. Comput., vol. 39, pp. 554-559, Apr. 1990.
-
(1990)
IEEE Trans. Comput.
, vol.39
, pp. 554-559
-
-
Saxena, N.R.1
McCluskey, E.J.2
-
18
-
-
0001599329
-
On-line signature learning and checking
-
J. F. Schlichting and R. D. Schlichting, Eds:, vol. 6 in the series Dependable Computing and Fault-Tolerance, Springer-Verlag
-
H. Madeira and J. G. Silvia, "On-line signature learning and checking," in Dependable Computing for Critical Applications 2, J. F. Schlichting and R. D. Schlichting, Eds:, 1992, vol. 6 in the series Dependable Computing and Fault-Tolerance, Springer-Verlag, pp. 395-420.
-
(1992)
Dependable Computing for Critical Applications 2
, pp. 395-420
-
-
Madeira, H.1
Silvia, J.G.2
-
19
-
-
0033349322
-
Soft-error detection through software fault-tolerance techniques
-
Austin, TX, Nov.
-
M. Rebaudengo, M. S. Reorda, M. Torchiano, and M. Violante, "Soft-error detection through software fault-tolerance techniques," in IEEE Int. Symp. Defect Fault Tolerance in VLSI Systems, Austin, TX, Nov. 1999, pp. 210-218.
-
(1999)
IEEE Int. Symp. Defect Fault Tolerance in VLSI Systems
, pp. 210-218
-
-
Rebaudengo, M.1
Reorda, M.S.2
Torchiano, M.3
Violante, M.4
-
20
-
-
84964921444
-
SIED: Software implemented error detection
-
Nov. 3-5
-
B. Nicolescu, Y. Savaria, and R. Velazco, "SIED: Software implemented error detection," in Proc. 18th IEEE Int. Symp. Defect Fault Tolerant VLSI Systems, Nov. 3-5, 2003, pp. 589-596.
-
(2003)
Proc. 18th IEEE Int. Symp. Defect Fault Tolerant VLSI Systems
, pp. 589-596
-
-
Nicolescu, B.1
Savaria, Y.2
Velazco, R.3
-
21
-
-
33646063753
-
Reducing fault sensitivity of microprocessor-based system by modifying workload structure
-
Austin, TX, Nov. 2-4
-
D. Audet, S. Masson, and Y. Savaria, "Reducing fault sensitivity of microprocessor-based system by modifying workload structure," in IEEE Int. Symp. Defect Fault Tolerance VLSI Systems, Austin, TX, Nov. 2-4, 1998, pp. 241-249.
-
(1998)
IEEE Int. Symp. Defect Fault Tolerance VLSI Systems
, pp. 241-249
-
-
Audet, D.1
Masson, S.2
Savaria, Y.3
-
22
-
-
0034450666
-
Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code emulating Upsets) injection
-
Dec.
-
R. Velazco, S. Rezgui, and R. Ecoffet, "Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code emulating Upsets) injection," IEEE Trans. Nucl. Sci., vol. 47, pp. 2405-2411, Dec. 2000.
-
(2000)
IEEE Trans. Nucl. Sci.
, vol.47
, pp. 2405-2411
-
-
Velazco, R.1
Rezgui, S.2
Ecoffet, R.3
-
23
-
-
0036952552
-
Validation of an SEU simulation technique for a complex processor: PowerPC7400
-
Dec.
-
S. Rezgui, G. M. Swift, R. Velazco, and F. Farmanesh, "Validation of an SEU simulation technique for a complex processor: PowerPC7400," IEEE Trans. Nucl. Sci., vol. 49, pp. 3156-3162, Dec. 2002.
-
(2002)
IEEE Trans. Nucl. Sci.
, vol.49
, pp. 3156-3162
-
-
Rezgui, S.1
Swift, G.M.2
Velazco, R.3
Farmanesh, F.4
-
24
-
-
85008053865
-
Estimating error rates in processor-based architectures
-
Oct.
-
S. Rezgui, R. Velazco, R. Ecoffet, S. Rodriguez, and J. R. Mingo, "Estimating error rates in processor-based architectures," IEEE Trans. Nucl. Sci., vol. 48, pp. 1680-1687, Oct. 2001.
-
(2001)
IEEE Trans. Nucl. Sci.
, vol.48
, pp. 1680-1687
-
-
Rezgui, S.1
Velazco, R.2
Ecoffet, R.3
Rodriguez, S.4
Mingo, J.R.5
|