A fault injection technique for VHDL behavioral-level models

IEEE Design and Test of Computers

Volumn 13, Issue 4, 1996, Pages 24-33

  Delong, Todd A ^a,c,d,e,f   Johnson, Barry W ^a,e,f,g,h   Profeta III, Joseph A ^b,i,j  

^a UNIVERSITY OF VIRGINIA   (United States)

^b Union Switch and Signal Inc

^c MARATHON OIL COMPANY   (United States)

^d MARIETTA COLLEGE   (United States)

^e IEEE

^f University of Virginia   (United States)

^g Govt Aerosp Syst Div Harris C

^h IEEE ^*

ⁱ Advanced Technology Group   (United States)

^j UNIVERSITY OF PITTSBURGH   (United States)

more..

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATIC TESTING; COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; CONTROL SYSTEM ANALYSIS; INTEGRATED CIRCUIT MANUFACTURE; LOGIC DESIGN; MICROELECTRONIC PROCESSING; PARAMETER ESTIMATION; RELIABILITY;

BUS RESOLUTION FUNCTIONS (BRF); DEPENDENT PARAMETER ESTIMATION (DPE); FAULT INJECTION BASED AUTOMATED TESTING (FIAT); INSTRUCTION SET ARCHITECTURE (ISA);

INTEGRATED CIRCUIT TESTING;

EID: 0030402886     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.544533     Document Type: Review

References (10)

1. J. Karlsson, U. Gunneflo, and P. Liden, "Two Fault Injection Techniques for Test of Fault Handling Mechanisms," Proc. Int'l Test Conf., IEEE Computer Soc. Press, Los Alamitos, Calif., 1991, pp. 140-149.
2. J. McGough, D. Mulcare, and W.E. Larsen, "A Method of Measuring Fault Latency in a Digital Flight Control System," Proc. IEEE/AIAA 8th Digital Avionics Systems Conf., IEEE, Piscataway, N.J., 1988, pp. 64-71.
3. Z. Segall et al., "FIAT-Fault Injection Based Automated Testing Environment," Proc. 18th Int'l Symp. Fault-Tolerant Computing, IEEE CS Press, 1988, pp. 102-107.
4. J.G. McGough, F.L. Swern, and S. Bavuso, "New Results in Fault Latency Modeling," Proc. IEEE Eascon Conf., IEEE, 1983, pp. 299-306.
5. R.L. Baker and L.S. Mangum, "A Simulation-Based Fault Injection Experiment to Evaluate Self-Test Diagnostics for a FaultTolerant Computer," Proc. IEEE/AIAA Eighth Digital Avionics Systems Conf., IEEE, 1988, pp. 220-226.
6. S.G Choi and R.K. Iyer, "FOCUS: An Experimental Environment for Fault Sensitivity Analysis," IEEE Trans. Computers, Vol. 41, No. 12, Dec. 1992, pp. 1515-1526.
7. T.A. DeLong, "A Performance and Safety Analysis of a Microprocessor-Based Embedded Control System Using VHDL," master's thesis, Dept. Electrical Engineering, Univ. of Virginia, 1994.
8. D.T. Smith, "A Malicious Fault List Generation Algorithm for the Evaluation of System Coverage," doctoral thesis, Dept. Electrical Engineering, Univ. of Virginia, 1993.
9. D.T. Smith et al., "A Method to Determine Equivalent Fault Classes for Permanent and Transient Faults," Proc. Ann. Reliability and Maintainability Symp., IEEE, 1995, pp. 418-424.
10. D.T. Smith et al., "A Fault-List Generation Algorithm for the Evaluation of System Coverage," Proc. Ann. Reliability and Maintainability Symp., IEEE, 1995, pp. 425-432.