A source-to-source compiler for generating dependable software

Proceedings - 1st IEEE International Workshop on Source Code Analysis and Manipulation

Volumn , Issue , 2001, Pages 33-42

  Rebaudengo, M ^a   Reorda, M S ^a   Violante, M ^a   Torchiano, M ^b  

^a POLITECNICO DI TORINO   (Italy)

^b NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; CODES (SYMBOLS); COMPUTER PROGRAMMING LANGUAGES; COSINE TRANSFORMS; FAULT DETECTION; FAULT TOLERANCE; FAULT TOLERANT COMPUTER SYSTEMS; HARDENING; PROGRAM COMPILERS; SAFETY ENGINEERING;

BENCHMARK APPLICATIONS; COMPUTER-BASED APPLICATIONS; CONJUGATE FAULTS; DEPENDABLE SOFTWARES; DETECTION CAPABILITY; SOFTWARE IMPLEMENTED HARDWARE FAULT TOLERANCE; SOURCE CODE TRANSFORMATION; TRANSIENT ERRORS;

COMPUTER SOFTWARE;

EID: 84963800757     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SCAM.2001.972664     Document Type: Conference Paper

References (19)

1. M. Nicolaidis, "Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies", IEEE VLSI Test Symposium, 1999, pp. 86-94.
2. L. Anghel, M. Nicolaidis, "Cost Reduction and Evolution of a Temporary Faults Detecting Techniques", IEEE Design Automation and Test in Europe, 2000, pp. 591-598.
3. A. Avizienis, J. P. J. Kelly, "Fault Tolerance by Design Diversity: Concepts and Experiments", IEEE Computer, Aug. 1984, pp. 67-80.
4. A. Avizienis, "The N-Version Approach to Fault-Tolerant Software," IEEE Trans. On Software Engineering, Vol. 11, No. 12, Dec. 1985, pp. 1491-1501
5. B. Randell, "System Structure for Software Fault Tolerant," IEEE Trans. On Software Engineering, Vol. 1, No. 2, Jun. 1975, pp. 220-232.
6. P. Shirivani, N. Saxena, E. J. McCluskey, "Software-Implemented EDAC Protection Against SEUs", IEEE Transactions on Reliability, Special Issue on Fault-Tolerant VLSI Systems, June 2000.
7. K. H. Huang, J. A. Abraham, "Algorithm-Based Fault Tolerance for Matrix Operations", IEEE Transaction on Computers, vol. 33, Dec 1984, pp. 518-528.
8. Z. Alkhalifa, V.S.S. Nair, N. Krishnamurthy, J.A. Abraham, "Design and Evaluation of System-level Checks for On-line Control Flow Error Detection," IEEE Trans. On Parallel and Distributed Systems, Vol. 10, No. 6, Jun. 1999, pp. 627-641.
9. S.S. Yau, F.-C. Chen, "An Approach to Concurrent Control Flow Checking," IEEE Trans. On Software Engineering, Vol. 6, No. 2, March 1980, pp. 126-137.
10. N. Oh, S. Mitra, E. J. McCluskey, "Error Detection by Diverse Data and Duplicated Instructions", Center for Reliable Computing, Technical Report, available at the following URL: http://www-crc.stanford.edu/users/ejm/trs.html
11. M. Rebaudengo, M. Sonza Reorda, M. Torchiano, M. Violante, "Soft-error Detection through Software Fault-Tolerance techniques", IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 1999, pp. 210-218.
12. M. Rebaudengo, M. Sonza Reorda, M. Violante, P. Cheynet, B. Nicolescu, R. Velazco, "Evaluating the effectiveness of a Software Fault-Tolerance technique on RISC- and CISC-based architectures", IEEE International On-Line Lest Workshop, 2000.
13. P. Cheynet, B. Nicolescu, R. Velazco, M. Rebaudengo, M. Sonza Reorda, M. Violante, "Experimentally evaluating an automatic approach for generating safety-critical software with respect to transient errors", IEEE Transactions on Nuclear Science, Vol. 47, No. 6, December 2000, pp. 2231-2236.
14. A. Benso, S. Chiusano, P. Prinetto, L. Tagliaferro, "A C/C++ Source-to-Source Compiler for Dependable Applications", International Conference on Dependable Systems and Networks, June 2000.
15. B. di Martino, C. W. Kessler, "Two Program Comprehension Tools for Automatic Parallelization", IEEE Concurrency, Vol. 8, No. 1, January-March 2000
16. ftp://iecc.com/pub/file/c-grammar.gz
17. A. Aho, R. Sethi, J. Ullman, "Compilers - Principles, Techniques and Tools", Adison-Wesley, 1986.
18. A. Benso, M. Rebaudengo, M. Sonza Reorda, P.L. Civera, "An Integrated HW and SW Fault Injection Environment for Real-Time Systems", IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 1998, pp. 117-122.
19. R. Koschke, J.-F. Girard and M. Würthner. "An Intermediate Representation for Reverse Engineering Analyses", Proc. of the Working Conference on Reverse Engineering, 1998.