|
Volumn 5, Issue 19, 2013, Pages 8968-8972
|
A facile route to Si nanowire gate-all-around field effect transistors with a steep subthreshold slope
|
Author keywords
[No Author keywords available]
|
Indexed keywords
DEPOSITION PROCESS;
DEVICE APPLICATION;
FIELD EFFECT TRANSISTOR (FETS);
INTERFACE TRAPPED CHARGES;
ONE-STEP WET ETCHINGS;
SOURCE-DRAIN CONTACTS;
SUBTHRESHOLD SLOPE;
THERMAL OXIDATION;
DIGITAL DEVICES;
FIELD EFFECT TRANSISTORS;
GALLIUM ALLOYS;
GATE DIELECTRICS;
NANOWIRES;
SHELLS (STRUCTURES);
SILICON;
|
EID: 84884255591
PISSN: 20403364
EISSN: 20403372
Source Type: Journal
DOI: 10.1039/c3nr02552g Document Type: Article |
Times cited : (11)
|
References (39)
|