QoS-driven reconfigurable parallel computing for NoC-based clustered MPSoCs

IEEE Transactions on Industrial Informatics

Volumn 9, Issue 3, 2013, Pages 1613-1624

  Joven, Jaume ^a   Bagdia, Akash ^b   Angiolini, Federico ^d   Strid, Per ^c   Castells Rufas, David ^c   Fernandez Alonso, Eduard ^c   Carrabina, Jordi ^c   De Micheli, Giovanni ^c  

^a EPFL   (Switzerland)

^b ARM LTD   (United Kingdom)

^c UNIVERSITAT AUTÒNOMA DE BARCELONA   (Spain)

^d INoCs   (Switzerland)

Author keywords

Networks on chip (NoCs); NoC based multiprocessor systems on chip (MPSoC); parallel computing; quality of service (QoS); runtime reconfiguration

Indexed keywords

APPLICATION REQUIREMENTS; EMBEDDED COMPUTING; HARDWARE COMPLEXITY; MULTIPLE APPLICATIONS; MULTIPROCESSOR SYSTEMS ON CHIPS; NETWORK ON CHIP; NETWORKS ON CHIPS; RUN TIME RECONFIGURATION;

MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; PARALLEL ARCHITECTURES; PARALLEL PROCESSING SYSTEMS; PARALLEL PROGRAMMING; RECONFIGURABLE HARDWARE; VLSI CIRCUITS;

QUALITY OF SERVICE;

EID: 84882755575     PISSN: 15513203     EISSN: None     Source Type: Journal    
DOI: 10.1109/TII.2012.2222035     Document Type: Article

References (54)

1. S. Borkar, "Thousand core chips: A technology perspective," in Proc. 44th Annu. Design Automation Conf. (DAC), 2007, pp. 746-749. (Pubitemid 47130064)
2. A. Jerraya and W. Wolf, Multiprocessor Systems-on-Chips. San Mateo, CA: Morgan Kaufmann, 2005.
3. R. Obermaisser, H. Kopetz, and C. Paukovits, "A cross-domain multiprocessor system-on-a-chip for embedded real-time systems," IEEE Trans. Ind. Inf., vol. 6, no. 4, pp. 548-567, Nov. 2010.
4. J. Howard et al., "A 48-core IA-32 message-passing processor with DVFS in 45 nm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2010, pp. 108-109.
5. S. R. Vangal et al., "An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 29-41, Jan. 2008.
6. S. Bell et al., "TILE64-Processor: A 64-core SoC with mesh interconnect," in Solid-State Circuits Conf., 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, Feb. 2008, pp. 88-598.
7. L. Benini and G. D. Micheli, Networks on Chips: Technology and Tools. San Francisco, CA: Morgan Kaufmann, 2006.
8. AMBA 3 AXI overview ARM Ltd., (2005). [Online]. Available: http://www.arm.com/products/system-ip/interconnect/axi/index.php
9. Open Core Protocol Standard OCP International Partnership (OCPIP), (2003). [Online]. Available: http://www.ocpip.org/home
10. L. Dagum and R. Menon, "OpenMP: An industry standard API for shared-memory programming," IEEE Comput. Sci. Eng., vol. 5, no. 1, pp. 46-55, 1998.
11. W. Gropp, E. Lusk, and A. Skjellum, Using MPI: Portable Parallel ProgrammingWith theMessage-Passing Interface. Cambridge, MA: MIT Press, 1999.
12. L. Seiler et al., "Larrabee: A many-core x86 architecture for visual computing," IEEE Micro, vol. 29, no. 1, pp. 10-21, Jan. 2009.
13. J. Nickolls andW. Dally, "The GPU computing era," IEEE Micro, vol. 30, no. 2, pp. 56-69, Mar./Apr. 2010.
14. A. Hansson, K. Goossens, M. Bekooij, and J. Huisken, "CoMPSoC: A template for composable and predictable multi-processor system on chips," ACM Trans. Des. Autom. Electron. Syst., vol. 14, no. 1, pp. 1-24, 2009.
15. E. Carara, N. Calazans, and F. Moraes, "Managing QoS flows at task level inNoC-based MPSoCs," in Proc. IFIP Int. Conf. Very Large Scale Integr. (VLSI-SoC), 2009, pp. 133-138.
16. J. Joven, F. Angiolini, D. Castells-Rufas, G. De Micheli, and J. Carrabina, "QoS-ocMPI: QoS-aware on-chip message passing library for NoC-based many-core MPSoCs," presented at the 2nd Workshop Program. Models Emerging Archit. (PMEA), Viena, Austria, 2010.
17. T. Marescaux and H. Corporaal, "Introducing the SuperGT network- on-chip; SuperGT QoS: More than just GT," in Proc. 44th ACM/IEEE Design Automat. Conf. (DAC), Jun. 4-8, 2007, pp. 116-121.
18. E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J.. van Meerbergen, P.Wielage, and E.Waterlander, "Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip," in Proc. Design, Automat. Test Eur. Conf. Exhib., 2003, pp. 350-355.
19. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "QNoC: QoS architecture and design process for network on chip," J. Syst. Archit., vol. 50, pp. 105-128, 2004.
20. B. Li et al., "CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs," J. Parallel Distrib. Comput., vol. 71, pp. 700-713, May 2011.
21. S.Murali, M. Coenen, A. Radulescu, K. Goossens, and G. DeMicheli, "A methodology for mapping multiple use-cases onto networks on chips," in Proc. Design, Automat. Test Eur. (DATE), Mar. 6-10, 2006, vol. 1, pp. 1-6.
22. A. Hansson and K. Goossens, "Trade-offs in the configuration of a network on chip for multiple use-cases," in NOCS '07: Proc. First Int. Symp. Networks-on-Chip, 2007, pp. 233-242. (Pubitemid 350153601)
23. T. Cucinotta, L. Palopoli, L. Abeni, D. Faggioli, and G. Lipari, "On the integration of application level and resource level QoS control for realtime applications," IEEE Trans. Ind. Inf., vol. 6, no. 4, pp. 479-491, Nov. 2010.
24. S. Whitty and R. Ernst, "A bandwidth optimized SDRAM controller for the MORPHEUS reconfigurable architecture," in Parallel and Distributed Processing, 2008. IPDPS 2008. IEEE Int. Symp., Apr. 2008, pp. 1-8.
25. D. Göhringer, L. Meder, M. Hübner, and J. Becker, "Adaptive multiclient network-on-chip memory," in Proc. Int. Conf. Reconfigurable Comput. FPGAs (ReConFig), Dec. 2011, pp. 7-12.
26. F. Liu and V. Chaudhary, "Extending OpenMP for heterogeneous chip multiprocessors," in Proc. Int. Conf. Parallel Process., 2003, pp. 161-168.
27. A. Marongiu and L. Benini, "Efficient OpenMP support and extensions forMPSoCs with explicitly managed memory hierarchy," in Proc. Design, Automat. Test Eur. Conf.. Exhib. (DATE), Apr. 20-24, 2009, pp. 809-814.
28. J. Joven,A. Marongiu, F. Angiolini, L. Benini, and G. De Micheli, "Exploring programming model-driven QoS support for NoC-based platforms," in Proc. 8th IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synth., 2010, pp. 65-74, CODES/ISSS '10.
29. B. Chapman, L. Huang, E. Biscondi, E. Stotzer, A. Shrivastava, and A. Gatherer, "Implementing OpenMP on a high performance embedded multicoreMPSoC," in Proc. IEEE Int. Symp. Parallel Distrib. Process. (IPDPS), 2009, pp. 1-8.
30. W.-C. Jeun and S. Ha, "Effective OpenMP implementation and translation for multiprocessor system-on-chip without using OS," in Proc. Asia South Pac. Design Automat. Conf. (ASP-DAC), Jan. 23-26, 2007, pp. 44-49.
31. T. Mattson et al., "The 48-core SCC processor: The programmer's view," in Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal. (SC), 2010, pp. 1-11.
32. R. F. van der Wijngaart, T. G. Mattson, and W. Haas, "Light-weight communications on Intel's single-chip cloud computer processor," SIGOPS Oper. Syst. Rev., vol. 45, pp. 73-83, Feb. 2011.
33. M. Ohara, H. Inoue, Y. Sohda, H. Komatsu, and T. Nakatani, "MPI microtask for programming the cell broadband engine processor," IBM Syst. J., vol. 45, no. 1, pp. 85-102, 2006.
34. J. Psota and A. Agarwal, "rMPI: Message passing on multicore processors with on-chip interconnect," Lecture Notes Comput. Sci., vol. 4917, pp. 22-22, 2008.
35. M. Saldaña and P. Chow, "TMD-MPI: An MPI implementation for multiple processors across multiple FPGAs," in Proc. Int. Conf. Field Program. Logic Appl. (FPL), Aug. 2006, pp. 1-6.
36. P. Mahr, C. Lorchner, H. Ishebabi, and C. Bobda, "SoC-MPI: A flexible message passing library for multiprocessor systems-on-chips," in Proc. Int. Conf. Reconfigurable Comput. FPGAs (ReConFig), Dec. 3-5, 2008, pp. 187-192.
37. D. Göhringer, M. Hübner, L. Hugot-Derville, and J. Becker, "Message passing interface support for the runtime adaptive multi-processor system-on-Chip RAMPSoC," in Proc. Int. Conf. Embedded Comput. Syst. (SAMOS), Jul. 2010, pp. 357-364.
38. N. Saint-Jean, P. Benoit, G. Sassatelli, L. Torres, and M. Robert, "MPI-based adaptive task migration support on the HS-scale system," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI), 2008, pp. 105-110.
39. A. J. Roy, I. Foster, W. Gropp, B. Toonen, N. Karonis, and V. Sander, "MPICH-GQ: Quality-of-service for message passing programs," in Proc. ACM/IEEE Conf. Supercomput. (CDROM), 2000, pp. 19-19.
40. R. Y. S. Kawasaki, L. A. H. G. Oliveira, C. R. L. France, D. L. Cardoso, M. M. Coutinho, and A. Santana, "Towards the parallel computing based on quality of service," in Proc. Int. Symp. Parallel Distrib. Comput., 2003, pp. 131-131.
41. ARM Versatile Product Family ARM Ltd. [Online]. Available: http://www.arm.com/products/tools/development-boards/versatile/index.php
42. J. Joven, P. Strid, D. Castells-Rufas, A. Bagdia, G. De Micheli, and J. Carrabina, "HW-SW implementation of a decoupled FPU for ARMbased Cortex-M1 SoCs in FPGAs," in Proc. 6th IEEE Int. Symp. Ind. Embedded Syst. (SIES), Jun. 2011, pp. 1-8.
43. D. Bertozzi and L. Benini, "Xpipes: A network-on-chip architecture for gigascale systems-on-chip," IEEE Circuits Syst. Mag., vol. 4, no. 2, pp. 18-31, 2004.
44. S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi, and G. De Micheli, " lite: A synthesis oriented design library for networks on chips," in Proc. Design, Automat. Test Eur., 2005, pp. 1188-1193. (Pubitemid 44172171)
45. D. W. Walker and J. J. Dongarra, "MPI: A standard message passing interface," Supercomputer, vol. 12, pp. 56-68, 1996. (Pubitemid 126796011)
46. T. P. McMahon and A. Skjellum, "eMPI/eMPICH: Embedding MPI," in Proc. 2nd MPI Develop. Conf., Jul. 1-2, 1996, pp. 180-184.
47. Open MPI: Open Source High Performance Computing (2004). [Online]. Available: http://www.open-mpi.org/
48. A. Knüpfer, R. Brendel,H. Brunst, H. Mix, andW.Nagel, "Introducing the open trace format (OTF)," in Proc. Comput. Sci.-(ICCS), 2006, vol. 3992, pp. 526-533. (Pubitemid 44152551)
49. A. D. Malony andW. E.Nagel, "The open trace format (OTF) and open tracing for HPC," in Proc. ACM/IEEE Conf. Supercomput., 2006, p. 24.
50. M. S. Müller, A. Knüpfer, M. Jurenz, M. Lieber, H. Brunst, H. Mix, andW. E. Nagel, "Developing scalable applications with vampir, vampirserver and vampirtrace," in PARCO, 2007, pp. 637-644.
51. W. E. Nagel, A. Arnold, M.Weber, H.-C. Hoppe, and K. Solchenbach, "VAMPIR: Visualization and analysis of MPI resources," Supercomputer, vol. 12, pp. 69-80, 1996. (Pubitemid 126796012)
52. V. Pillet, J. Labarta, T. Cortés, and S. Girona, "PARAVER: A tool to visualize and analyse parallel code," in Proc. WoTUG-18: Transputer Occam Develop. Vol. 44-Transputer Occam Eng., 1995, pp. 17-31.
53. R. Bell, A. Malony, and S. Shende, "ParaProf: A portable, extensible, and scalable tool for parallel performance profile analysis," Euro-Par Parallel Process., vol. 2790, pp. 17-26, 2003. (Pubitemid 37223813)
54. D. Grove and P. Coddington, "Precise MPI performance measurement using MPIBench," in Proc. HPC Asia, 2001.