Message passing interface support for the runtime adaptive multi-processor system-on-chip RAMPSoC

Proceedings - 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2010

Volumn , Issue , 2010, Pages 357-364

  Göhringer, Diana ^a   Hübner, Michael ^b   Hugot Derville, Laure ^a   Becker, Jürgen ^b  

^a FRAUNHOFER IOSB   (Germany)

^b KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

FPGA; Message Passing Interface (MPI); MPSoC; Network On Chip (NoC); Reconfigurable computing; Runtime reconfiguration

Indexed keywords

FPGA; MESSAGE PASSING INTERFACE (MPI); MPSOC; NETWORK ON CHIP; RECONFIGURABLE COMPUTING; RUN TIME RECONFIGURATION;

ALGORITHMS; APPLICATION PROGRAMMING INTERFACES (API); APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MESSAGE PASSING; MULTIPROCESSING SYSTEMS; NETWORK ARCHITECTURE; PROGRAMMABLE LOGIC CONTROLLERS; RECONFIGURABLE HARDWARE; SERVERS; SYSTEMS ANALYSIS; VLSI CIRCUITS;

COMPUTER SYSTEMS PROGRAMMING;

EID: 78650938904     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSAMOS.2010.5642043     Document Type: Conference Paper

References (14)

1. J. Howard, S. Dighe, Y. Hoskote et al.: "A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS"; In Proc. ofIEEE International Solid-State Circuits Conference (ISSCC 2010), San Francisco, CA, USA, Feb. 2010.
2. MPI: A Message-Passing Interface Standard, Version 2.2, Message Passing Interface Forum, Sept. 4, 2009. Available at: www.mpi-forum. org
3. E. Gabriel, G.E. Fagg, G. Bosilca, T. Angskun, J.J. Dongarra, J.M.Squyres, V. Sahay, P. Kambadur, B. Barrett, A. Lumsdaine, R.H. Castain, D.J. Daniel, R.L. Graham, T.S. Woodall: "Open MPI: Goals, Concept, and Design of a Next Generation MPI Implementation"; In Proc. of 11th European PVM/MPI Users' Group Meeting, Budapest, Hungary, pp. 97-104, Sept. 2004.
4. R. L. Graham, G. M. Shipman, B. W. Barrett, R. H. Castain, G. Bosilca, A. Lumsdaine: "Open MPI: A High Performance, Heterogenous MPI"; In Proc. of Fifth International Workshop on Algorithms, Models and Tools for Parallel Computing on Heterogeneous Networks, Barcelona, Spain, September 2006.
5. W. Gropp, E. Lusk, A. Skjellum: "Using MPI: Portable Parallel Programming with the Message-Passing Interface"; MIT Press, 1999.
6. M. Saldana, P. Chow: "TMD-MPI: An MPI Implementation for Multiple Processors Across Multiple FPGAs"; In Proc. of the 16th International Conference on Field-Programmable Logic and Applications (FPL 2006), Madrid, Spain, 2006.
7. P. Mahr, C. Lörchner, H. Ishebabi, C. Bobda: "SoC-MPI: A flexible Message Passing Library for Multiprocessor Systems-on-Chips"; In Proc. of IEEE International Conference on ReConFigurable Computing and FPGAs (ReConFig'08), Cancun, Mexico, December 2008.
8. D. Göhringer, J. Becker: "High Performance Reconfigurable Multi-Processor-Based Computing on FPGAs"; In Proc. of IEEE International Parallel and Distributed Processing Symposium (IPDPS 2010), Atlanta, USA, April, 2010.
9. D. Göhringer, B. Liu, M. Hübner, J. Becker: "STAR-WHEELS NETWORK-ON-CHIP FEATURING A SELF-ADAPTIVE MIXED TOPOLOGY AND A SYNERGY OF A CIRCUIT- AND A PACKET-SWITCHING COMMUNICATION PROTOCOL"; International Conference on Field Programmable Logic and Applications (FPL 2009), Prague, Czech Republic, September 2009.
10. D. Göhringer, M. Hübner, E. Nguepi Zeutebouo, J. Becker: "CAPOS: Operating System for Runtime Scheduling, Task Mapping and Resource Management on Reconfigurable Multiprocessor Architectures"; In Proc. of Reconfigurable Architectures Workshop (RAW 2010) der IPDPS Konferenz, Atlanta, USA, April, 2010.
11. D. Göhringer, M. Hübner, M. Benz, J. Becker: "A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip"; Annual International IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2010),Charlotte, USA, May, 2010.
12. M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, A. Scandurra: "Spidergon: a novel on-chip communication network"; In Proc. of Intern. Symposium on SoC, Nov. 2004.
13. D. Pellerin, S. Thibault: "Practical FPGA Programming in C"; Prentice Hall Professional Technical Reference, 2005.
14. R. B. Batista, A. Boukerche, A. C. M. A. de Melo: "A parallel strategy for biological sequence alignment in restricted memory space"; Journal of Parallel and Distributed Processing, vol. 68, no. 4, pages 548-561, 2008..