Exploring programming model-driven QoS support for NoC-based platforms

Embedded Systems Week 2010 - Proceedings of the 8th IEEE/ACM/IFIP International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CODES+ISSS'2010

Volumn , Issue , 2010, Pages 65-74

  Joven, Jaume ^a   Marongiu, Andrea ^a   Angiolini, Federico ^b   Benini, Luca ^a   De Micheli, Giovanni ^a  

^a EPFL   (Switzerland)

^b INoCs   (Switzerland)

Author keywords

Networks on chip; Programming models; Quality of service; Runtime environments

Indexed keywords

APPLICATION LEVEL; EMBEDDED APPLICATION; ENABLING TECHNOLOGIES; HARDWARE SUPPORTS; HARDWARE/SOFTWARE; IP BLOCK; NETWORK TRAFFIC; NETWORKS ON CHIPS; NONUNIFORM; OPENMP COMPILERS; PARALLEL APPLICATION; PROGRAMMING ABSTRACTIONS; PROGRAMMING MODELS; QOS CONTROL; QOS SUPPORT; RUNNING TASKS; RUNTIME ENVIRONMENTS; TRAFFIC STREAMS; MODEL-DRIVEN; PERFORMANCE;

APPLICATION PROGRAMMING INTERFACES (API); COMPUTER PROGRAMMING; COMPUTER SOFTWARE SELECTION AND EVALUATION; MIDDLEWARE; PROGRAM COMPILERS; PROGRAMMABLE LOGIC CONTROLLERS; QUALITY OF SERVICE; DESIGN; MICROPROCESSOR CHIPS;

EMBEDDED SYSTEMS; PROGRAM COMPILERS;

EID: 78650642599     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1878961.1878977     Document Type: Conference Paper

References (39)

1. D. Andreasson and S. Kumar. On Improving Best-Effort throughput by better utilization of Guaranteed-Throughput channels in an on-chip communication system. In Proceeding of 22th IEEE Norchip Conference, 2004.
2. AMBA 3 AXI overview, 2005. http://www.arm.com/products/system-ip/ interconnect/axi/index.php.
3. ARM AMBA 2.0 AHB-APB Overview, 2005. http://www.arm.com/products/system- ip/interconnect/amba-design-kit.php.
4. L. Benini, D. Bertozzi, A. Bogliolo, F. Menichelli, and M. Olivieri. MPARM: Exploring the Multi-Processor SoC Design Space with SystemC. The Journal of VLSI Signal Processing, 41(2):169-182, September 2005.
5. L. Benini and G. De Micheli. Networks on Chips: A new SoC Paradigm. IEEE Computer, 35(1):70 - 78, January 2002.
6. L. Benini and G. D. Micheli. Networks on chips: Technology and Tools. Morgan Kaufmann Publishers, San Francisco, CA, USA, 2006.
7. D. Bertozzi and L. Benini. Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip. 4(2):18-31, 2004.
8. T. Bjerregaard and J. Sparso. A Router Architecture for Connection-Oriented Service Guarantees in the. MANGO Clockless Network-on-Chip. In Proc. Design, Automation and Test in Europe, pages 1226-1231, 2005. (Pubitemid 44172177)
9. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. QNoC: QoS Architecture and Design Process for Network on Chip. Journal of System Architecture, 50:105-128, 2004.
10. E. Carara, N. Calazans, and F. Moraes. Managing QoS Flows at Task Level in NoC-Based MPSoCs. In Proc. IFIP International Conference on Very Large Scale Integration (VLSI-SoC '09), 2009.
11. B. Chapman, L. Huang, E. Biscondi, E. Stotzer, A. Shrivastava, and A. Gatherer. Implementing OpenMP on a High Performance Embedded Multicore MPSoC. In IPDPS '09: Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing, pages 1-8, 2009.
12. W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., 2004.
13. W. J. Dally. Virtual-Channel Flow Control. IEEE Trans. Parallel Distrib. Syst., 3(2):194-205, Mar. 1992.
14. W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proceedings of the 38th Design Automation Conference, pages 684-689, June 2001.
15. M. Dehyadgari, M. Nickray, A. Afzali-kusha, and Z. Navabi. A New Protocol Stack Model for Network on Chip. In Proc. IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, volume 00, page 3pp., Mar. 2-3, 2006.
16. A. Dorta, C. Rodriguez, and F. de Sande. The OpenMP Source Code Repository. In Parallel, Distributed and Network-Based Processing, 2005. PDP 2005. 13th Euromicro Conference on, pages 244-250, Feb. 2005.
17. J. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks: An Engineering Approach. Morgan Kaufmann Publishers, 2003.
18. K. Goossens, J. van Meerbergen, A. Peeters, and R. Wielage. Networks on Silicon: Combining Best-Effort and Guaranteed Services. In Proc. Design, Automation and Test in Europe Conference and Exhibition, pages 423-425, Mar. 4-8, 2002.
19. A. Hansson and K. Goossens. Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases. In NOCS '07: Proceedings of the First International Symposium on Networks-on-Chip, pages 233-242, 2007.
20. A. Hansson, M. Subburaman, and K. Goossens. Aelite: A Flit-Synchronous Network on Chip with Composable and Predictable Services. In Proc. DATE '09. Design, Automation. Test in Europe Conference. Exhibition, pages 250-255, Apr. 20-24, 2009.
21. A. Hansson, M. Wiggers, A. Moonen, K. Goossens, and M. Bekooij. Enabling Application-Level Performance Guarantees in Network-Based Systems on Chip by Applying Dataflow Analysis. IET Computers Digital Techniques, 3(5):398-412, Sept. 2009.
22. I. Miro Panades, A. Greiner., A.Sheibanyrad. A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach. In Nano-Net 2006, 2006.
23. A. Jerraya and W. Wolf. Multiprocessor Systems-on-Chips. Morgan Kaufmann, Elsevier, 2005.
24. A. A. Jerraya, A. Bouchhima, and F. Pétrot. Programming Models and HW-SW Interfaces Abstraction for Multi-Processor SoC. In DAC '06: Proceedings of the 43rd annual Design Automation Conference, pages 280-285, New York, NY, USA, 2006. ACM.
25. W.-C. Jeun and S. Ha. Effective OpenMP Implementation and Translation For Multiprocessor System-On-Chip without Using OS. In Proc. Asia and South Pacific Design Automation Conference ASP-DAC '07, pages 44-49, Jan. 23-26, 2007.
26. L. Kriaa, A. Bouchhima, M. Gligor, A. Fouillart, F. Pétrot, and A. Jerraya. Parallel Programming of Multi-processor SoC: A HW-SW Interface Perspective. International Journal of Parallel Programming, 36(1):68-92, 2008.
27. T. Marescaux and H. Corporaal. Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT. In Proc. 44th ACM/IEEE Design Automation Conference DAC '07, pages 116-121, June 4-8, 2007.
28. A. Marongiu and L. Benini. Efficient OpenMP Support and Extensions for MPSoCs with Explicitly Managed Memory Hierarchy. In Proc. DATE '09. Design, Automation. Test in Europe Conference. Exhibition, pages 809-814, Apr. 20-24, 2009.
29. M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch. The Nostrum backbone-a communication protocol stack for Networks on Chip. In Proc. 17th International Conference on VLSI Design, pages 693-696, 2004.
30. R. Mullins, A. West, and S. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. In Proc. 31st Annual International Symposium on Computer Architecture, pages 188-197, June 19-23, 2004.
31. S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli. A Methodology for Mapping Multiple Use-Cases onto Networks on Chips. In Proc. Design, Automation and Test in Europe DATE '06, volume 1, pages 1-6, Mar. 6-10, 2006.
32. S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli, and L. Raffo. Designing Application-Specific Networks on Chips with Floorplan Information. In ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, pages 355-362, 2006.
33. K. OBrien, K. OBrien, Z. Sura, T. Chen, and T. Zhang. Supporting OpenMP on Cell. International Journal of Parallel Programming, 36(3):289-311, 2008.
34. OCP International Partnership (OCP-IP). Open Core Protocol Standard, 2003. http://www.ocpip.org/home.
35. U. Y. Ogras, J. Hu, and R. Marculescu. Key research Problems in NoC Design: A Holistic Perspective. In CODES+ISSS '05: Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 69-74, 2005.
36. A. Pullini, F. Angiolini, S. Murali, D. Atienza, G. De Micheli, and L. Benini. Bringing NoCs to 65 nm. IEEE Micro, 27(5):75-85, Sept. 2007.
37. E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip. In Proc. Design, Automation and Test in Europe Conference and Exhibition, pages 350-355, 2003.
38. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli. Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design. In Proc. Design Automation Conference, pages 667-672, 2001.
39. S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi, and G. De Micheli. ×pipes Lite: A Synthesis Oriented Design Library for Networks on Chips. In Proc. Design, Automation and Test in Europe, pages 1188-1193, 2005. (Pubitemid 44172171)