Efficient OpenMP support and extensions for MPSoCs with explicitly managed memory hierarchy

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 809-814

  Marongiu, Andrea ^a   Benini, Luca ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMMING INTERFACES (API); EMBEDDED SYSTEMS; MEMORY ARCHITECTURE; MULTIPROCESSING SYSTEMS; PARALLEL PROGRAMMING; PROGRAM COMPILERS; SYSTEM-ON-CHIP;

EMBEDDED APPLICATION; EMBEDDED MULTIPROCESSORS; HETEROGENEOUS CORES; OPTIMIZED IMPLEMENTATION; PARALLEL PROGRAMMING MODEL; PROGRAMMING ENVIRONMENT; REAL-LIFE APPLICATIONS; SHARED ADDRESS SPACES;

CACHE MEMORY;

EID: 70350060174     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090774     Document Type: Conference Paper

References (15)

1. L. Benini, A. Macii, E. Macii, and M. Poncino. Increasing energy effi-ciency of embedded systems by application-specific memory hierarchy generation. Design & Test of Computers, IEEE, 17(2):74-85, Apr-Jun 2000.
2. A. Dominguez, S. Udayakumaran, and R. Barua. Heap data allocation to scratch-pad memory in embedded systems. J. Embedded Comput., 1(4):521-540, 2005.
3. A. C. Federico Angiolini, Luca Benini. An efficient profile-based algorithm for scratchpad memory partitioning. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 24(11):1660-1676, 2005.
4. W.-C. Jeun and S. Ha. Effective openmp implementation and translation for multiprocessor system-on-chip without using os. Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific, pages 44-49, 23-26 Jan. 2007.
5. M. Kandemir, I. Kadayif, A. Choudhary, J. Ramanujam, and I. Kolcu. Compiler-directed scratch pad memory optimization for embedded multiprocessors. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 12(3):281-287, March 2004.
6. M. Kandemir, J. Ramanujam, M. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh. A compiler-based approach for dynamically managing scratch-pad memories in embedded systems. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 23(2):243-260, Feb. 2004.
7. T. J. Knight, J. Y. Park, M. Ren, M. Houston, M. Erez, K. Fatahalian, A. Aiken, W. J. Dally, and P. Hanrahan. Compilation for explicitly managed memory hierarchies. PPoPP '07: Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming, pages 226-236, 2007.
8. F. Liu and V. Chaudhary. Extending openmp for heterogeneous chip multiprocessors. Parallel Processing, 2003. Proceedings. 2003 International Conference on, pages 161-168, 6-9 Oct. 2003.
9. F. Liu and V. Chaudhary. A practical openmp compiler for system on chips. International Workshop on OpenMP Applications and Tools, WOMPAT 2003, pages 54-68, June 2003.
10. A. Marongiu, L. Benini, and M. Kandemir. Lightweight barrier-based parallelization support for non-cache-coherent mpsoc platforms. In CASES '07: Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, pages 145-149, New York, NY, USA, 2007. ACM.
11. P. R. Panda, N. D. Dutt, and A. Nicolau. On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems. ACM Trans. Des. Autom. Electron. Syst., 5(3):682-704, 2000.
12. S. Satoh, K. Kusano, and M. Sato. Compiler optimization techniques for openmp programs. In Scientific Programming, pages 9-2, 2001.
13. S. Steinke, L. Wehmeyer, B. sik Lee, and P. Marwedel. Assigning program and data objects to scratchpad for energy reduction. In Proceedings of the conference on Design, automation and test in Europe, page 409, 2002.
14. S. Udayakumaran, A. Dominguez, and R. Barua. Dynamic allocation for scratch-pad memory using compile-time decisions. Trans. on Embedded Computing Sys., 5(2):472-511, 2006.
15. www.openmp.org. Openmp application program interface v.3.0.