Trade-offs in the configuration of a network on chip for multiple use-cases

Proceedings - NOCS 2007: First International Symposium on Networks-on-Chip

Volumn , Issue , 2007, Pages 233-242

  Hansson, Andreas ^a   Goossens, Kees ^b,c  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^c NXP SEMICONDUCTORS   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; ROUTERS; SYSTEMS ANALYSIS; USER INTERFACES;

NETWORK CONNECTIONS; NETWORKS ON CHIP (NOC); RUNTIME FLEXIBILITY; SYSTEMS ON CHIP (SOC);

MICROPROCESSOR CHIPS;

EID: 36349003412     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2007.45     Document Type: Conference Paper

References (32)

1. L. T. Smit et al., "Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture," in Proc. FPT, 2004.
2. T. Marescaux et al., "Networks on chip as hardware components of an os for reconfigurable systems," in Proc. FPL, 2003.
3. M. D. van de Burgwal et al., "Hydra: an energy-efficient and reconfigurable network interface," in Proc. ERSA, 2006.
4. M. Rutten et al., "Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture," IS&T/SPIE Electron. Imag., vol. 5683, 2005.
5. L. Benini and G. de Micheli, "Networks on chips: A new SoC paradigm," IEEE Comp., vol. 35, no. 1, 2002.
6. W. J. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," in Proc. DAC, 2001.
7. A. Rǎdulescu et al., "An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming," IEEE Trans. on CAD of Int. Circ. and Syst., 2005.
8. M. Sgroi et al., "Addressing the system-on-a-chip interconnect woes through communication-based design," in Proc. DAC, 2001.
9. Z. Lu and R. Haukilahti, "NOC application programming interfaces: high level communication primitives and operating system services for power management," in Networks on chip, A. Jantsch and H. Tenhunen, Eds. Kluwer Academic Publishers, 2003, ch. 12.
10. A. Hansson et al., "Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip," in Proc. DATE, 2007.
11. T. Bjerregaard et al., "An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip," in Proc. SOC, 2005.
12. J. Dielissen et al., "Concepts and implementation of the Philips network-on-chip," in IP-Based SOC Design, 2003.
13. J. Kramer and J. Magee, "The evolving philosophers problem: Dynamic change management," IEEE Trans. on Soft. Eng., vol. 16, no. 11, 1990.
14. J. Kang et al., "An interface for the design and implementation of dynamic applications on multi-processor architecture," in Proc. ESTImedia, 2005.
15. O. Lysne et al., "A methodology for developing deadlock-free dynamic network reconfiguration processes. part ii," IEEE Trans. on Par. and Distr. Syst., vol. 16, no. 5, 2005.
16. A. Hansson et al., "A unified approach to mapping and routing on a network on chip for both best-effort and guaranteed service traffic," VLSI Design, 2007.
17. K. Goossens et al., "A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification," in Proc. DATE, 2005.
18. D. Bertozzi et al., "NoC synthesis flow for customized domain specific multiprocessor systems-on-chip," IEEE Trans, on Par. and Distr. Syst., vol. 16, no. 2, 2005.
19. L. Ost et al., "MAIA: a framework for networks on chip generation and verification," in Proc. ASP-DAC, 2005.
20. S. Stergiou et al., "xpipes lite: A synthesis oriented design library for networks on chips," in Proc. DATE, 2005.
21. V. Nollet et al., "Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles," in Proc. DATE, 2005.
22. J. Hu and R. MSrculescu, "Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures," in Proc. DATE, 2003.
23. S. Murali et al., "Mapping and physical planning of networks on chip architectures with quality of service guarantees," in Proc. ASP-DAC, 2005.
24. K. Srinivasan et al., "An automated technique for topology and route generation of application specific on-chip interconnection networks," in Proc. ICCAD, 2005.
25. D. Wingard, "Socket-based design using decoupled interconnects," in Interconnect-Centric design for SoC and NoC, J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, Eds. Kluwer, 2004.
26. R. J. Bril et al., "Multimedia QoS in consumer terminals," in Proc. SIPS, 2001.
27. A. Nieuwland et al., "C-HEAP: A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems," Design Automation for Embedded Systems, vol. 7, no. 3, 2002.
28. J. Hu and R. Marculescu, "Dyad: Smart routing for networks-on-chip," in Proc. DAC, 2004.
29. K. Goossens et al., "Transaction-based communication-centric debug," in Proc. NOCS, 2007.
30. M. Monchiero et al., "An efficient synchronization technique for multi-processor systems on-chip," in Proc. MEDEA, 2005.
31. A. Kumar et al., "An FPGA design flow for reconfigurable network-based multi-processor systems on chip," in Proc. DATE, 2007.
32. M. Dales, "SWARM - Software ARM," 2000, http://www.cl.cam.ac. uk/~mwd24/phd/swarm.html.