Managing QoS flows at task level in NoC-based MPSoCs

Proceedings - 17th IFIP International Conference on Very Large Scale Integration, VLSI-SoC 2009

Volumn , Issue , 2009, Pages 133-138

  Carara, Everton ^a   Calazans, Ney ^a   Moraes, Fernando ^a  

^a PONTIFICAL CATHOLIC UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

MPSoC; NoC; QoSAPI

Indexed keywords

APPLICATION PROGRAMMING INTERFACES (API); APPLICATION PROGRAMS; BANDWIDTH; BINARY ALLOYS; INTEGRATED CIRCUIT INTERCONNECTS; MULTIPROCESSING SYSTEMS; NETWORK-ON-CHIP; SYSTEMS ANALYSIS; VIDEO SIGNAL PROCESSING; VLSI CIRCUITS;

APPLICATION REQUIREMENTS; EFFICIENT DESIGN SPACE EXPLORATIONS; INTERCONNECTION ARCHITECTURE; INTERCONNECTION COMPLEXITY; MPSOC; PERFORMANCE REQUIREMENTS; QOSAPI; SOFTWARE APPLICATIONS;

INTEGRATED CIRCUIT DESIGN;

EID: 80555129486     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSISOC.2009.6041343     Document Type: Conference Paper

References (13)

1. Wentzlaff, D.; et al "On-Chip Interconnection Architecture of the Tile Processor". IEEE Micro, 27(5), Sept.-Oct. 2007, pp. 15-31.
2. Winter, M.; Fettweis, G. P. "A Network-on-Chip Allocator for Run-Time Task Scheduling in Multi-Processor System-on-Chip". In: Euromicro Conference on Digital System Design Architectures, Methods and Tools, 2008, pp. 133-140.
3. Moreira, O.; Mol, J.; Bekooij, M. "Online Resource Management in a Multiprocessor with a Network-on-Chip", In: Symposium on Applied Computing, 2007, pp.1557-1564.
4. Pastrnak, M.; et al "Novel QoS Model for Mapping of MPEG-4 coding onto MP-NoC", In: International Symposium on Consumer Eletronics, 2005, pp. 93-98.
5. Joven, J.; Carrabina, J.; et al "xENOC - An eXperimental Network-on-Chip Environment for Parallel Distributed Computing on NoC-based MPSoC Architectures". In: Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2008, pp. 141-148.
6. Moraes, F.; et al. "HERMES: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip". Integration the VLSI Journal, 38(1), Oct. 2004, pp. 69-93.
7. Carara, E.; et al "A New Router Architecture for High-performance Intrachip Networks", Journal of Integrated Circuits and Systems, 3(1), Mar. 2008, pp. 23-31.
8. Carara, E. et al "HeMPS - A Framework for NoC-Based MPSoC Generation", In: International Symposium on Circuits and Systems, 2009 (to be published)
9. OpenCores, www.opencores.org.
10. Rijpkema, E.; Goossens, K.; Rǎdulescu, A. "Trade-offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip". In: Design, Automation and Test in Europe, 2003, pp. 350-355.
11. Arteris. "Arteris Network on Chip Company". 2005. Available at http://www.arteris.net.
12. Duato, J.; Yalamanchili, S.; Ni, L. "Interconnection Networks". Elsevier Science, 2002, 600 p.
13. Lin, X.; McKinley, P. K.; Ni, L. M. "Deadlock-free Multicast Wormhole Routing in 2-D Mesh Multicomputers". IEEE Transactions on Parallel and Distributed Systems, 5(8), 1994, pp. 793-804.