SCOPUS 정보 검색 플랫폼

Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011

Volumn , Issue , 2011, Pages 7-12

Adaptive multi-client network-on-chip memory

(4) Göhringer, Diana a Meder, Lukas a Hübner, Michael b Becker, Jürgen b

a FRAUNHOFER IOSB (Germany)

b KARLSRUHE INSTITUTE OF TECHNOLOGY (Germany)

Author keywords

Adaptive Memory Controller; FPGA; Multiprocessor System on Chip; Network on Chip; Reconfigurable Computing

Indexed keywords

ADAPTIVE MEMORY; ADDRESS SPACE; DYNAMIC MAPPING; HETEROGENEOUS DATA; MULTI PROCESSOR SYSTEMS; MULTIPROCESSOR SYSTEM ON CHIPS; NETWORK ON CHIP; OFF-CHIP MEMORIES; ON CHIP MEMORY; PHYSICAL CHANNELS; PROCESSING NODES; RE-CONFIGURABLE; RECONFIGURABLE COMPUTING; SYSTEM ON CHIPS; TRANSFER MODES;

DATA TRANSFER; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE PROCESSING; RECONFIGURABLE ARCHITECTURES; SERVERS;

VLSI CIRCUITS;

EID: 84856817370 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: 10.1109/ReConFig.2011.8 Document Type: Conference Paper

Times cited : (12)

References (7)

1
- 84856924443
- Adaptive Multiprocessor System-on-Chip Architecture - New degrees of freedom in system design and runtime support
- Book chapter in Springer, Nov.
- D. Göhringer, M. Hübner, J. Becker: "Adaptive Multiprocessor System-on-Chip Architecture - New degrees of freedom in system design and runtime support"; Book chapter in "Multiprocessor System-on-Chip: Current Trends and the Future"; Springer, Nov. 2010.
- (2010) Multiprocessor System-on-Chip: Current Trends and the Future
- Göhringer, D.¹ Hübner, M.² Becker, J.³

2
- 84856822282
- DS643, July 23, Available at
- Xilinx: "LogiCORE IP Multi-Port Memory Controller (MPMC) (v6.01.a)"; DS643, July 23, 2010. Available at http://www.xilinx.com.
- (2010) LogiCORE IP Multi-Port Memory Controller (MPMC) (V6.01.a)

3
- 77953088616
- Springer, June
- N. Voros, A. Rosti, M. Hübner: "Dynamic System Reconfiguration in Heterogeneous Platforms: The MORPHEUS Approach"; Springer, June 2009.
- (2009) Dynamic System Reconfiguration in Heterogeneous Platforms: The MORPHEUS Approach
- Voros, N.¹ Rosti, A.² Hübner, M.³

4
- 1442264149
- Programming the flexram parallel intelligent memory system
- New York, NY, USA
- B. B. Fraguela, J. Renau, P. Feautrier, D. Padua, J.Torrellas: "Programming the flexram parallel intelligent memory system"; In Proc. of the ninth ACM SIGPLAN symposium on Principles and practice of parallel programming (PPoPP '03), pp. 49-60, New York, NY, USA, 2003.
- (2003) Proc. of the Ninth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP '03) , pp. 49-60
- Fraguela, B.B.¹ Renau, J.² Feautrier, P.³ Padua, D.⁴ Torrellas, J.⁵

5
- 49949114931
- Self-aware Memory: Managing Distributed Memory in an Autonomous Multi-master Environment
- Feb.
- st International Conference on Architecture of Computing Systems (ARCS 2008), Dresden, Germany, pp. 98-116, Feb. 2008.
- (2008) st International Conference on Architecture of Computing Systems (ARCS 2008), Dresden, Germany , pp. 98-116
- Buchty, R.¹ Mattes, O.² Karl, W.³

6
- 80155210613
- Heterogeneous and Runtime Parameterizable Star-Wheels Network-on-Chip
- July
- D. Göhringer, O. Oey, M. Hübner, J. Becker: "Heterogeneous and Runtime Parameterizable Star-Wheels Network-on-Chip"; SAMOS 2011, July 2011.
- (2011) SAMOS 2011
- Göhringer, D.¹ Oey, O.² Hübner, M.³ Becker, J.⁴

7
- 77954076823
- DS449, June 25, Available at
- Xilinx: "Fast Simplex Link (FSL) Bus (v2.11a)"; DS449, June 25, 2007. Available at http://www.xilinx.com.
- (2007) Fast Simplex Link (FSL) Bus (V2.11a)

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.