CMOS integrated capacitive DC-DC converters

CMOS Integrated Capacitive DC-DC Converters

Volumn , Issue , 2013, Pages 1-209

  Van Breussegem, Tom ^a   Steyaert, Michiel ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC INVERTERS; INTEGRATED CIRCUIT DESIGN;

CONTROL LOOP DESIGN; DC-DC CONVERTER DESIGNS; DESIGN METHODOLOGY; DESIGN TECHNIQUE; NOISE MITIGATION; STATE OF THE ART; TECHNOLOGICAL OPPORTUNITY;

DC-DC CONVERTERS;

EID: 84880917224     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4614-4280-6     Document Type: Book

References (94)

1. M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, P. Palmer, A 3 ghz switching dc-dc converter using clock-tree charge-recycling in 90nm cmos with integrated output filter, in Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 532-620, 2007.
2. M. Alon, E. Horowitz, Integrated regulation for energy-efficient digital circuits. IEEE J. Solid State Circ. 43(8), 1795-1807 (2008).
3. P. Andreani, S. Mattisson, On the use of mos varactors in rf vcos. IEEE J. Solid State Circ. 35(6), 905-910 (2000).
4. M. Badaroglu, G. Vander Plas, P. Wambacq, L. Balasubramanian, K. Tiri, I. Verbauwhede, S. Donnay, G.G.E. Gielen, H.J. De Man, Digital circuit capacitance and switching analysis for ground bounce in ics with a high-ohmic substrate. IEEE J. Solid State Circ. 39(7), 1119-1130 (2004).
5. H.J. Bergveld, R. Karadi, K. Nowak, An inductive down converter system-in-package for integrated power management in battery-powered applications, in IEEE Proceedings of the Power Electronics Specialists Conference, pp. 3335-3341, 2008.
6. H.J. Bergveld, K. Nowak, R. Karadi, S. Iochem, J. Ferreira, S. Ledain, E. Pieraerts, M. Pommier, A 65-nm-cmos 100-mhz 87%-efficient dc-dc down converter based on dual-die system-inpackage integration, in IEEE Energy Conversion Congress and Exposition, 2009. ECCE 2009, pp. 3698-3705, 2009.
7. Bsim4.3.0 mosfet model, Manual.
8. J.N. Burghartz, M. Soyuer, K.A. Jenkins, M. Kies, M. Dolan, K.J. Stein, J. Malinowski, D.L. Harame, Integrated rf components in a sige bipolar technology. IEEE J. Solid State Circ. 32(9), 1440-1445 (1997).
9. T. Burd, T. Pering, A. Stratakos, R. Brodersen, A dynamic voltage scaled microprocessor system, in Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International, pp. 294-295, 466, 2000.
10. S. Ben-Yaakov, A. Kushnerov, Algebraic foundation of self adjusting switched capacitors converters, in IEEE Energy Conversion Congress and Exposition, 2009. ECCE 2009, pp. 1582-1589, 2009.
11. L. Chang, D.J. Frank, R.K. Montoye, S.J. Koester, B.L. Ji, P.W. Coteus, R.H. Dennard, W. Haensch, Practical strategies for power-efficient computing technologies. Proc. IEEE, 98(2), 215-236 (2010).
12. L. Chang, R.K. Montoye, B.L. Ji, A.J. Weger, K.G. Stawiasz, R.H. Dennard, A fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3a/mm2, in IEEE Proceedings of the Symposium on VLSI Circuits, pp. 55-56, 2010.
13. T. Van Breussegem and M. Steyaert, CMOS Integrated Capacitive DC-DC Converters, Analog Circuits and Signal Processing, DOI: 10.1007/978-1-4614-4280-6, Springer Science+Business Media New York 2013 205.
14. C.Y. Cheng, K.N. Leung, Y.K. Sun, P.Y. Or, Design of a low-voltage CMOS charge pump, in IEEE Proceedings of the International Symposium on Electronic Design, Test and Applications, pp. 342-345, 2008.
15. R.C. Chu, R.E. Simons, M.J. Ellsworth, R.R. Schmidt, V.V. Cozzolino, Review of cooling technologies for computer products. Device Mater. Reliab. IEEE Trans. 4(4), 568-585 (2004).
16. L.T. Clark, E. Hoffman, M. Schaecher, M. Biyani, D. Roberts, Y. Liao, A scalable performance 32 b microprocessor, in Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International, pp. 230-231, 2001.
17. J. Craninckx, M. Steyaert, A 1.8-ghz low-phase-noise spiral-lc cmos vco, in VLSI Circuits, 1996. Digest of Technical Papers, 1996 Symposium on, pp. 30-31, 1996.
18. S. Cuk, Modeling, Analysis, and Design of Switching Converters, Ph.D. thesis, California Institute, 1976.
19. G. Delagi, Harnessing technology to advance the next-generation mobile user-experience, in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, pp. 18-24, 2010.
20. J.F. Dickson, On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique. IEEE J. Solid State Circ. 11(3), 374-378 (1976).
21. R. Dorf, Moderm Control Systems (Prentice Hall, Upper Saddle River, 1995).
22. M.J. Ellsworth, Chip power density and module cooling technology projections for the current decade, in Thermal and Thermomechanical Phenomena in Electronic Systems, 2004. ITHERM '04. The Ninth Intersociety Conference on, vol. 2, pp. 707-708, 2004.
23. E. Evennat, P. Lorrain, The Cockcroft-Walton voltage multiplying circuit. Sci. Inst. 24(3), 221-226 (1953).
24. P. Favrat, P. Deval, M.J. Declercq, A high-efficiency CMOS voltage doubler. IEEE J. Solid State Circ. 33(3), 410-416 (1998).
25. B.R. Gregoire, A compact switched-capacitor regulated charge pump power supply. IEEE J. Solid State Circ. 41(8), 1944-1953 (2006).
26. P. Hazucha, G. Schrom, J. Hahn, B.A. Bloechel, P. Hack, G.E. Dermer, S. Narendra, D. Gardner, T. Karnik, V. De, S. Borkar, A 233-mhz 80-87% efficient four-phase dc-dc converter utilizing air-core inductors on package. IEEE J. Solid State Circ. 40(4), 838-845 (2005).
27. The international technology roadmap for semiconductors 2009, public.itrs.net., 2009.
28. G.C. Verghese, J.G. Kassakian, M.F. Schlecht, Principles Power Electronics (Addison-Wesley, Reading, 1991).
29. P.T. Krein, J. Bentsman, R.M. Bass, B.L. Lesieutre, On the use of averaging for the analysis of power electronic systems. IEEE Trans. Power Electron. 5(2), 182-190 (1990).
30. P.T. Krein, Elements of Power Electronics (Oxford University Press, Oxford, 1998).
31. J. Kwong, Y.K. Ramadass, N. Verma, A.P Chandrakasan, A 65 nm Sub-Vt microcontroller with integrated SRAM and switched capacitor dc-dc converter. IEEE J. Solid State Circ. 44(1), 115-126, 2009.
32. K.L. Sai, P.K.T. Mok, K.N. Leung, A low-dropout regulator for soc with q-reduction. IEEE J. Solid State Circ. 42(3), 658-664 (2007).
33. H. Le, M. Seeman, S. Sanders, V. Sathe, S. Naffziger, E. Alon, A 32 nm fully integrated reconfigurable switched-capacitor dc-dc converter delivering 0.55 W/mm2 at 81% efficiency, in IEEE Proceedings of the International Solid State Circuits Conference, pp. 210-211, 2010.
34. J.-Y. Lee, S.-E. Kim, S.-J. Song, J.-K. Kim, K. Sunyoung, H.-J. Yoo, A regulated charge pump with small ripple voltage and fast start-up. IEEE J. Solid State Circ. 41(2), 425-432 (2006).
35. J. Lee, G. Hatcher, L. Vandenberghe, C.-K. Ken Yang, Evaluation of fully-integrated switching regulators for cmos process technologies. IEEE Trans. VLSI Syst. 15(9), 1017-1027 (2007).
36. M.S. Makowski, D. Maksimovic, Performance limits of switched-capacitor dc-dc converters, in IEEE Proceedings of Power Electronics Specialists Conference, pp. 1215-1221, 1995.
37. E. Maricau, G. Gielen, Efficient variability-aware nbti and hot carrier circuit reliability analysis. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 29(12), (2010).
38. Max1682, switched capacitor voltage doubler, Datasheet.
39. Max16945, inverting charge pump in sot23 for emi-sensitive automotive applications, Datasheet.
40. L. Mensi, L. Colalongo, A. Richelli, Z.M. Kovacs-Vajna, A new integrated charge pump architecture using dynamic biasing of pass transistors, in Proceedings of the European Solid- State Circuits Conference, pp. 85-88, 2005.
41. H. Meyvaert, T. Van Breussegem, M. Steyaert, A monolithic 0.77w/mm2 power dense capacitive dc-dc step-down converter in 90nm bulk cmos, in Proceedings of the ESSCIRC, 2011.
42. S. Minkyu, I. Chowdhury, D. Ma, A.P. Brokaw, Adaptive step-down switched-capacitor power converter with z-domain observation-based line-load regulation, in IEEE Proceedings of the Symposium on VLSI Circuits, pp. 134-135, 2008.
43. Mp1530, triple output step-up plus linear regulators for tft bias, Datasheet.
44. V.W. Ng, M.D. Seeman, S.R. Sanders, High-efficiency, 12v-to-1.5v dc-dc converter realized with switched-capacitor architecture, in IEEE Proceedings of the Symposium on VLSI Circuits, pp. 168-169, 2009.
45. J. Ni, Z. Hong, B.Y. Liu, Improved on-chip components for integrated dc-dc converters in 0.13 um cmos, in Proceedings of ESSCIRC, 2009. ESSCIRC '09, pp. 448-451, 2009.
46. W.P. Robbins, N. Mohan, T.M. Undeland, Power Electronics (Wiley, New York, 2002).
47. R. Perigny, U. Moon, G. Temes, Area efficient CMOS charge pump circuits. Proc. IEEE Int. Symp. Circ. Syst. 1, 492-495 (2001).
48. J.M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits (Prentice Hall, Upper Saddle River, 1996).
49. A.P. Chandrakasan, Y.K. Ramadass, Voltage scalable switched capacitor dc-dc converter for ultra-low-power on-chip applications, in IEEE Proceedings of the Power Electronics Specialists Conference, pp. 2353-2359, 2007.
50. Y.K. Ramadass, A.A. Fayed, A.P. Chandrakasan, A fully-integrated switched-capacitor stepdown dc-dc converter with digital capacitance modulation in 45 nm cmos. IEEE J. Solid State Circ. 45(12), 2557-2565 (2010).
51. B. Razavi, R.-H. Yan, K.F. Lee, Impact of distributed gate resistance on the performance of mos devices. IEEE Trans. Circ. Syst. I Fundam. Theory Appl. 41(11), 750-754 (1994).
52. A. Richelli, L. Colalongo, M. Quarantelli, M. Carmina, Z.M. Kovacs-Vajna, A fully integrated inductor-based 1.8-6-V step-up converter. IEEE J. Solid State Circ. 39(1), 242-245 (2004).
53. J. Rius, M. Meijer, A model for on-chip decoupling capacitor effectiveness including gate leakage effects, in IEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging, pp. 299-302, 2004.
54. D. Maksimovic, R.W. Erickson, Fundamentals of Power Electronics (Kluwer Academic Publishers, Norwell, 2001).
55. L.G. Salit, Y.I. Ismail, Fast hysteretic control of on-chip multi-phase switched-capacitor dc-dc converters, in IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2561-2564, 2011.
56. L.G. Salit, R. Jain, A novel control technique to eliminate output-voltage-ripple in switchedcapacitor dc-dc converters, in IEEE International Symposium on Circuits and Systems (ISCAS), pp. 825-828, 2011.
57. H. Samavati, A. Hajimiri, A.R. Shahani, G.N. Nasserbakht, T.H. Lee, Fractal capacitors. IEEE J. Solid State Circ. 33(12), 2035-2041 (1998).
58. W. Sansen, Analog Design Essentials, The Springer International Series in Engineering and Computer Science, 2006.
59. S. Sawant, U. Desai, G. Shamanna, L. Sharma, M. Ranade, A. Agarwal, S. Dakshinamurthy, R. Narayanan, A 32nm westmere-ex xeon; enterprise processor, in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International, pp. 74-75, 2011.
60. M. Seeman, S. Sanders, Analysis and optimization of switched-capacitor DC/DC converters. IEEE Trans. Power Electron. 23(2), 841-851 (2008).
61. M.D. Seeman, S.R. Sanders, J.M. Rabaey, An ultra-low-power power management ic for energyscavenged wireless sensor nodes, in IEEE Power Electronics Specialists Conference, pp. 925-931, 2008.
62. M.D. Seeman, S.R. Sanders, J.M. Rabaey, An ultra-low-power power management ic for energyscavenged wireless sensor nodes, in IEEE Proceedings of the Power Electronics Specialists Conference, pp. 925-931, 2008.
63. M.D. Seeman, V.W. Ng, H.-P. Le, M. John, E. Alon, S.R. Sanders, A comparative analysis of switched-capacitor and inductor-based dc-dc conversion technologies, in IEEE 12th Workshop on Control and Modeling for Power Electronics (COMPEL), pp. 1-7, 2010.
64. D. Senderowicz, G. Nicollini, S. Pernici, A. Nagari, P. Confalonieri, C. Dallavalle, Low-voltage double-sampled delta converters. IEEE J. Solid State Circ. 32(12), 1907-1919 (1997).
65. B.J. Sheu, C. Hu, P.K. Ko, F.-C. Hsu, Source-and-drain series resistance of ldd mosfet's. IEEE Electron Device Lett. 5(9), 365-367 (1984).
66. D. Somasekhar, B. Srinivasan, G. Pandya, F. Hamzaoglu, M. Khellah, T. Karnik, K. Zhang, Multi-phase 1ghz voltage doubler charge-pump in 32nm logic process, in IEEE Proceedings of the Symposium on VLSI Circuits, pp. 196-197, 2009.
67. D. Somasekhar, B. Srinivasan, G. Pandya, F. Hamzaoglu, M. Khellah, T. Karnik, K. Zhang, Multi-phase 1 ghz voltage doubler charge pump in 32 nm logic process. IEEE J. Solid State Circ. 45(4), 751-758 (2010).
68. J.A. Starzyk, Y.-W. Jan, F. Qiu, A dc-dc charge pump design based on voltage doublers. IEEE Trans. Circ. Syst. I Fundam. Theory Appl. 48(3), 350-359 (2001).
69. J.T. Stauth, S.R. Sanders, Optimum biasing for parallel hybrid switching-linear regulators. IEEE Trans. Power Electron. 22(5), 1978-1985 (2007).
70. J.T. Stauth, S.R. Sanders, Power supply rejection for rf amplifiers: theory and measurements. IEEE Trans. Microw. Theory Tech. 55(10), 2043-2052 (2007).
71. M. Steyaert, P. Vancorenland, Cmos: a paradigm for low power wireless?, in IEEE Proceedings of the Design Automation Conference, pp. 836-841, 2002.
72. F. Su, W.H. Ki, C.Y. Tsui, An SC voltage regulator with novel area-efficient continuous output regulation by dual-branch interleaving control scheme, IEEE Proceedings of the Symposium on VLSI Circuits, pp. 136-137, 2008.
73. L. Su, D. Ma, A. Brokaw, Design and analysis of monolithic step-down SC power converter with subthreshold DPWM control for self-powered wireless sensors. IEEE Trans. Circ. Syst. I 57(1), 280-290 (2010).
74. J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, V. De, Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage, in Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International, vol. 1, pp. 422-478, 2002.
75. Y. Tsividis, Principles of operation and analysis of switched-capacitor circuits. Proc. IEEE 71(8), 926-940 (1983).
76. T. Van Breussegem, M. Steyaert, A 82% efficiency 0.5% ripple 16-phase fully integrated capacitive voltage doubler, in IEEE Proceedings of the Symposium on VLSI Circuits, pp. 198-199, 2009.
77. T. Van Breussegem, M. Steyaert, A fully integrated 74% efficiency 3.6v to 1.5v 150mw capacitive point-of-load dc/dc-converter, in Proceedings of the ESSCIRC, 2010.
78. T. Van Breussegem, M. Steyaert, A fully integrated gearbox capacitive dc/dc-converter in 90nm cmos: optimization, control and measurements, in IEEE 12th Workshop on Control and Modeling for Power Electronics, pp. 1-5, 2010.
79. T.M. Van Breussegem, M.S.J. Steyaert, Compact low swing gearbox-type integrated capacitive dc/dc converter. Electron. Lett. 46(13), 892-894 (2010).
80. T.M. Van Breussegem, M.S.J. Steyaert, Monolithic capacitive DC-DC converter with single Boundary-Multiphase control and voltage domain stacking in 90 nm CMOS. IEEE J. Solid State Circ. (2011).
81. V. Von Kaenel, P. Macken, M.G.R. Degrauwe, A voltage reduction technique for batteryoperated systems. IEEE J. Solid State Circ. 25(5), 1136-1140 (1990).
82. M. Wens, M. Steyaert, A fully-integrated 0.18lm CMOS dc-dc step-up converter using a bondwire spiral inductor, in IEEE Proceedings of the European Solid State Circuits Conference, pp. 268-271, 2007.
83. M. Wens, K. Cornelissens, M. Steyaert, A fully-integrated 130nm CMOS dc-dc step-down converter, regulated by a constant on/off-time control system, in IEEE Proceedings of the European Solid State Circuits Conference, pp. 62-65, 2008.
84. M. Wens, M.S.J. Steyaert, A fully integrated cmos 800-mw four-phase semiconstant on/off-time step-down converter. IEEE Trans. Power Electron. 26(2), 326-333 (2011).
85. M. Wens, M. Steyaert, Monolithic Inductive DC-DC Converters (Springer, New York, 2011).
86. J. Wibben, R. Harjani, A high-efficiency dc/dc converter using 2 nH integrated inductors. IEEE J. Solid State Circ. 43(4), 844-854 (2008).
87. Curse of dimensionality, Site.
88. W.C. Wu, R.M. Bass, Analysis of charge pumps using charge balance, in IEEE Proceedings of the Power Electronics Specialists Conference, vol. 3, 2000.
89. C.-H. Wu, C.-L. Chen, A low-ripple charge pump with continuous pumping current control, in IEEE Proceedings of the Midwest Symposium on Circuits and Systems, pp. 722-725, 2008.
90. J. Zhang, H.S.H. Chung, W.-L. Lo, S.Y. Hui, A.K.-M. Wu, Implementation of a decoupled optimization technique for design of switching regulators using genetic algorithms. IEEE Trans. Power Electron. 16(6), 752-763 (2001).
91. M. Zhang, N. Llaser, Optimization design of the Dickson charge pump circuit with a resistive load, in Proceedings of the International Symposium on Circuits and Systems, vol. 5, 2004.
92. J. Zhang, H.S.-H. Chung, A.W.-L. Lo, T. Huang, Extended ant colony optimization algorithm for power electronic circuit design. IEEE Trans. Power Electron. 24(1), 147-162 (2009).
93. C. Zheng, D. Ma, A 10mhz 92.1%-efficiency green-mode automatic reconfigurable switching converter with adaptively compensated single-bound hysteresis control, in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, pp. 204-205, 2010.
94. G. Zhu, A. Ioinovici, Switched-capacitor power supplies: dc voltage ratio, efficency, ripple, regulation, pp. 553-556, 1996.