A monolithic 0.77W/mm2 power dense capacitive DC-DC step-down converter in 90nm bulk CMOS

European Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 483-486

  Meyvaert, Hans ^a   Van Breussegem, Tom ^a   Steyaert, Michiel ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

BULK CMOS; CHARGE RECYCLING; CLOCK SIGNAL; DIE AREA; FULLY INTEGRATED; INTERLEAVED CONVERTERS; MAXIMUM POWER DENSITY; ON CHIPS; OUTPUT POWER; OUTPUT VOLTAGE RIPPLE; PEAK POWER; POWER DENSITIES; STEP-DOWN CONVERSION; STEP-DOWN CONVERTER; TECHNOLOGY SUPPLY; VOLTAGE CONTROLLED OSCILLATOR;

CIRCUIT OSCILLATIONS; CMOS INTEGRATED CIRCUITS; CONVERSION EFFICIENCY; DC-DC CONVERTERS; DIELECTRIC DEVICES; MOS CAPACITORS;

DC POWER TRANSMISSION;

EID: 82955213921     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2011.6045012     Document Type: Conference Paper

References (10)

1. M. Steyaert and P. Vancorenland, "CMOS: a paradigm for low power wireless?" in Proc. 39th Design Automation Conf, 2002, pp. 836-841.
2. H.-P. Le, M. Seeman, S. R. Sanders, V. Sathe, S. Naffziger, and E. Alon, "A 32nm Fully Integrated Reconfigurable Switched-Capacitor DC-DC Converter Delivering 0.55W/mm2 at 81% Efficiency," in Proc. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), 2010, pp. 210-211.
3. 2,"in Proc. Symp. VLSI Circuits, 2010, pp. 55-56.
4. M. Wens and M. Steyaert, "A Fully Integrated CMOS 800-mW Four-Phase Semiconstant ON/OFF-Time Step-Down Converter," IEEE Transactions on Power Electronics, vol. 26, no. 2, pp. 326 -333, feb. 2011.
5. M. S. Makowski and D. Maksimovic, "Performance Limits of Switched-Capacitor DC-DC Converters," in Proc. IEEE Power Electronics Specialists Conf. PESC '95 Record, vol. 2, 1995, pp. 1215-1221.
6. M. D. Seeman and S. R. Sanders, "Analysis and Optimization of Switched-Capacitor DC-DC Converters," IEEE Transactions on Power Electronics, vol. 23, no. 2, pp. 841-851, 2008.
7. D. Somasekhar, B. Srinivasan, G. Pandya, F. Hamzaoglu, M. Khellah, T. Karnik, and K. Zhang, "Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process," IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 751-758, 2010.
8. T. V. Breussegem and M. Steyaert, "A 82% Efficiency 0.5% Ripple 16-Phase Fully Integrated Capacitive Voltage Doubler," in Proc. Symp. VLSI Circuits, 2009, pp. 198-199.
9. (2009) The international technology roadmap for semiconductors 2009. [Online]. Available: public.itrs.net.
10. T. Van Breussegem and M. Steyaert, "A Fully Integrated 74% Efficiency 3.6V to 1.5V 150mW Capacitive Point-Of-Load DC/DC-Converter," in Proc. ESSCIRC, 2010, pp. 434-437.