A fully integrated 74% efficiency 3.6V to 1.5V 150mW capacitive point-of-load DC/DC-converter

ESSCIRC 2010 - 36th European Solid State Circuits Conference

Volumn , Issue , 2010, Pages 434-437

  Van Breussegem, Tom ^a   Steyaert, Michiel ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

BULK CMOS; CLOSED-LOOP; CMOS SWITCH; FULL-LOAD EFFICIENCY; FULLY INTEGRATED; HYSTERESIS CONTROL; INTEGRATED CAPACITORS; NEW OPPORTUNITIES; PEAK EFFICIENCY; POINT OF LOADS; REACTIVE COMPONENTS; VOLTAGE CONVERSION RATIO;

DC-DC CONVERTERS;

EID: 78650348572     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2010.5619736     Document Type: Conference Paper

References (8)

1. J. Wibben and R. Harjani, "A High-Efficiency DC/DC Converter Using 2 nH Integrated Inductors," Solid-State Circuits, IEEE Journal of, vol. 43, no. 4, pp. 844-854, 2008.
2. M. Wens, K. Cornelissens, and M. Steyaert, "A fully-integrated 130nm CMOS DC-DC step-down converter, Regulated by a Constant On/Off-Time Control System," in 34rd European Solid State Circuits Conference, 2008, pp. 62-65.
3. H. Bergveld, R. Karadi, and K. Nowak, "An inductive down converter system-in-package for integrated power management in battery-powered applications," in Power Electronics Specialists Conference, IEEE Proceedings of, 2008, pp. 3335-3341.
4. T. Van Breussegem and M. Steyaert, "A 82% efficiency 0.5% ripple 16-phase fully integrated capacitive voltage doubler," in 2009 Symposium on VLSI Circuits, June 2009, pp. 198-199.
5. V. W. Ng, M. D. Seeman, and S. R. Sanders, "High-efficiency, 12v-to-1.5v dc-dc converter realized with switched-capacitor architecture," in VLSI Circuits, 2009 Symposium on, 16-18 2009, pp. 168-169.
6. D. Maurath and Y. Manoli, "A self-adaptive switched-capacitor voltage converter with dynamic input load control for energy harvesting," in ESSCIRC, 2009. ESSCIRC '09. Proceedings of, 14-18 2009, pp. 284-287.
7. L. Pengfei, R. Bashirullah, P. Hazucha, and T. Karnik, "A delay locked loop synchronization scheme for high frequency multiphase hysteretic dcdc converters," in 2007 IEEE Symposium on VLSI Circuits, June 2007, pp. 26-27.
8. H. Le, M. Seeman, S. Sanders, V. Sathe, S. Naffziger, and E. Alon, "A 32nm Fully Integrated Reconfigurable Switched-Capacitor DC-DC Converter Delivering 0.55W/mm2 at 81% Efficiency," 2010, pp. 210-211.