A fully integrated inductor-based 1.8-6-V step-up converter

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 1, 2004, Pages 242-245

  Richelli, A ^a   Colalongo, L ^a   Quarantelli, M ^a   Carmina, M ^a   Kovacs Vajna Zs M ^a  

^a UNIVERSITY OF BRESCIA   (Italy)

Author keywords

Charge pump; Flas memories; Integrated inductor model; Step up converter

Indexed keywords

ELECTRIC CONDUCTIVITY; ELECTRIC CONVERTERS; ELECTRIC INDUCTORS; ELECTRIC POWER SUPPLIES TO APPARATUS; FLASH MEMORY;

EXTERNAL CLOCK FREQUENCY; INTEGRATED INDUCTOR MODEL; STEP UP CONVERTER;

INTEGRATED CIRCUIT LAYOUT;

EID: 0742321269     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.820859     Document Type: Article

References (5)

1. J. F. Dickson, "On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. SC-11, pp. 374-378, Mar. 1976.
2. K. Higashi et al., "A manufacturable copper/low-k SiO/SiCN process technology for 90nm-node high performance eDRAM," in Proc. IEEE Int. Interconnect Technology Conf. (IITC), 2002, pp. 15-17.
3. B. Kirk et al., "High Q inductors for wireless applications in a complementary silicon bipolar process," IEEE J. Solid-State Circuits, vol. 31, pp. 4-9, Jan. 1996.
4. S. Sunderarajan et al., "Simple accurate expressions for planar spiral inductances," IEEE J. Solid-State Circuits, vol. 34, pp. 743-752, May 1998.
5. R. Pelliconi et al., "Power efficient charge pump in deep submicron standard CMOS technology," IEEE J. Solid-State Circuits, vol. 38, pp. 1068-1071, June 2003.