Monolithic capacitive DC-DC converter with single boundaryMultiphase control and voltage domain stacking in 90 nm CMOS

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 7, 2011, Pages 1715-1727

  Van Breussegem, Tom M ^a   Steyaert, Michiel S J ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Capacitive DC DC converter; CMOS; monolithic; single boundarymultiphase control

Indexed keywords

APPROPRIATE TECHNIQUES; CAPACITIVE DC-DC CONVERTER; CMOS; COMMERCIAL APPLICATIONS; CONSUMER APPLICATIONS; CONTROL LOOP; CONTROL METHODS; FULL-LOAD EFFICIENCY; FULLY INTEGRATED; HIGH EFFICIENCY; HIGH FREQUENCY HF; LOW COSTS; LOW POWER; MONOLITHIC; MONOLITHIC INTEGRATION; PEAK EFFICIENCY; POWER CAPABILITY; SINGLE BOUNDARYMULTIPHASE CONTROL; VOLTAGE DOMAINS;

EFFICIENCY; HVDC POWER TRANSMISSION; INTEGRATION; MONOLITHIC INTEGRATED CIRCUITS;

DC-DC CONVERTERS;

EID: 79959718700     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2144350     Document Type: Conference Paper

References (30)

1. S. Chunlei, B. Walker, E. Zeisel, B. Hu, and G. McAllister, "A highly integrated power management IC for advanced mobile applications," IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1723-1731, Aug. 2007. (Pubitemid 47171133)
2. P. Hazucha, G. Schrom, J. Hahn, B. Bloechel, P. Hack, G. Dermer, S. Narendra, D. Gardner, T. Karnik, V. De, and S. Borkar, "A 233-MHz 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 838-845, Apr. 2005.
3. L. Chang, D. Frank, R. Montoye, S. Koester, B. Ji, P. Coteus, R. Dennard, and W. Haensch, "Practical strategies for power-efficient computing technologies," Proc. IEEE, vol. 98, no. 2, pp. 215-236, Feb. 2010.
4. Z. Bo, D. Blaauw, D. Sylvester, and K. Flautner, "The limit of dynamic voltage scaling and insomniac dynamic voltage scaling," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 11, pp. 1239-1252, Nov. 2005. (Pubitemid 46395318)
5. M. Steyaert and P. Vancorenland, "CMOS: A paradigm for low power wireless?," in Proc. IEEE Design Automation Conf., 2002, pp. 836-841.
6. J. Wibben and R. Harjani, "A high-efficiency DC/DC converter using 2 nHintegrated inductors," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 844-854, Apr. 2008.
7. M.Wens, K. Cornelissens, andM. Steyaert, "A fully-integrated 130 nm CMOS DC-DC step-down converter, regulated by a constant on/offtime control system," in Proc. European Solid State Circuits Conf., 2008, pp. 62-65.
8. T. Van Breussegem and M. Steyaert, "A 82% efficiency 0.5% ripple 16-phase fully integrated capacitive voltage doubler," in Symp. VLSI Circuits Dig., 2009, pp. 198-199.
9. H. Le, M. Seeman, S. Sanders, V. Sathe, S. Naffziger, and E. Alon, "A 32 nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55 W/mm at 81% efficiency," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 210-211.
10. G. Zhu and A. Ioinovici, "DC-to-DC converter with no magnetic elements and enhanced regulation," IEEE Trans. Aerosp. Electron. Syst., vol. 33, no. 2, pp. 499-506, Apr. 1997. (Pubitemid 127761320)
11. J. Dickson, "On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid- State Circuits, vol. SSC-11, no. 3, pp. 374-378, 1976.
12. P. Favrat, P. Deval, and M. Declercq, "A high-efficiency CMOS voltage doubler," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 410-416, Mar. 1998. (Pubitemid 128573459)
13. G. Patounakis, Y. Li, and K. Shepard, "A fully integrated on-chip DC-DC conversion and power management system," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 443-451, Mar. 2004.
14. M. Seeman, S. Sanders, and J. Rabaey, "An ultra-low-power power management IC for energy-scavenged wireless sensor nodes," in Proc. IEEE Power Electronics Specialists Conf., 2008, pp. 925-931.
15. D. Somasekhar, B. Srinivasan, G. Pandya, F. Hamzaoglu, M. Khellah, T. Karnik, and K. Zhang, "Multi-phase 1GHz voltage doubler chargepump in 32 nm logic process," in Symp. VLSI Circuits Dig., 2009, pp. 196-197.
16. S. K. Lau, P. Mok, and K. N. Leung, "A low-dropout regulator for SoC with q-reduction," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 658-664, Mar. 2007. (Pubitemid 46376042)
17. B. Gregoire, "A compact switched-capacitor regulated charge pump power supply," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1944-1953, Aug. 2006. (Pubitemid 44192118)
18. F. Su,W. Ki, and C. Tsui, "An SC voltage regulator with novel area-efficient continuous output regulation by dual-branch interleaving control scheme," in Symp. VLSI Circuits Dig., 2008, pp. 136-137.
19. 2 ," in Symp. VLSI Circuits Dig., 2010, pp. 55-56.
20. J. Han, A. von Jouanne, and G. Temes, "A new approach to reducing output ripple in switched-capacitor-based step-down DC-DC converters," IEEE Trans. Power Electron., vol. 21, no. 6, pp. 1548-1555, 2006. (Pubitemid 44824199)
21. P. Li, L. Xue, P. Hazucha, T. Karnik, and R. Bashirullah, "A delay-locked loop synchronization scheme for high-frequency multiphase hysteretic DC-DC converters," IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3131-3145, Nov. 2009.
22. H.-W. Huang, K.-H. Chen, and S.-Y. Kuo, "Dithering skipmodulation, width and dead time controllers in highly efficient DC-DC converters for system-on-chip applications," IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2451-2465, Nov. 2007.
23. M. Makowski and D. Maksimovic, "Performance limits of switchedcapacitor DC-DC converters," in Proc. IEEE Power Electronics Specialists Conf., 1995, pp. 1215-1221.
24. M. Seeman and S. Sanders, "Analysis and optimization of switchedcapacitor DC/DC converters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 841-851, Mar. 2008. (Pubitemid 351460527)
25. L. Su, D.Ma, and A. Brokaw, "Design and analysis of monolithic stepdown SC power converter with subthreshold DPWM control for selfpowered wireless sensors," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 1, pp. 280-290, Jan. 2010.
26. B. Arbetter and D. Maksimovic, "Control method for low-voltage DC power supply in battery-powered systems with powermanagement," in 28th Annu. IEEE Power Electronics Specialists Conf. Rec. (PESC'97), 1997, vol. 2, pp. 1198-1204.
27. P. T. Krein, Elements of Power Electronics. Oxford, U.K.: Oxford Univ. Press, 1998.
28. K.-H. Cheng and Y.-L. Lo, "A fast-lock mixed-mode dll with widerange operation and multiphase outputs," Proc. Design, Automation and Test in Europe, vol. 2, p. 5, 2006.
29. V. W. Ng, M. D. Seeman, and S. R. Sanders, "High-efficiency, 12V-to-1.5V DC-DC converter realized with switched-capacitor architecture," in Symp. VLSI Circuits Dig., 2009, pp. 168-169.
30. E. Maricau and G. Gielen, "Efficient variability-aware NBTI and hot carrier circuit reliability analysis," IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., vol. 29, no. 12, pp. 1884-1893, Dec. 2010.