Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 7, 2004, Pages 1119-1130

  Badaroglu, Mustafa ^a,b   Van Der Plas, Geert ^a   Wambacq, Piet ^a   Balasubramanian, Lakshmanan ^a,c   Tiri, Kris ^d   Verbauwhede, Ingrid ^b,d   Donnay, Stéphane ^a   Gielen, Georges G E ^b   De Man, Hugo J ^a,b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c Nulife Semiconductor   (India)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Crosstalk; Decoupling; Integrated circuit modeling; Mixed analog digital ICs; MOS capacitors; Power distribution; Substrate noise; System on a chip

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED ANALYSIS; CROSSTALK; ELECTRIC POTENTIAL; INTEGRATED CIRCUITS; MOS CAPACITORS;

DECOUPLING; INTEGRATED CIRCUIT MODELING; MIXED ANALOG-DIGITAL ICS; POWER DISTRIBUTION; SUBSTRATE NOISE; SYSTEM-ON-A-CHIP;

DIGITAL CIRCUITS;

EID: 3042742319     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.829393     Document Type: Conference Paper

References (21)

1. T. Blalack and B. A. Wooley, "The effects of switching noise on an over-sampling A/D converter," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 1995, pp. 200-201.
2. S. Donnay and G. Gielen, Eds., Substrate Noise Coupling in Mixed-Signal IC's. Norwell, MA: Kluwer, 2003.
3. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 28, pp. 420-430, Apr. 1993.
4. A. Samavedam, A. Sadate, K. Mayaram, and T. S. Fiez, "A scalable substrate noise coupling model for design of mixed signal ICs," IEEE J. Solid-State Circuits, vol. 35, pp. 895-904, June 2000.
5. K. Makie-Fukuda, T. Anbo, T. Tsukada, T. Matsuura, and M. Hotta, "Voltage-comparator-based measurement of equivalently sampled substrate noise waveforms in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 31, pp. 726-731, May 1996.
6. M. Nagata, J. Nagai, K. Hijikata, T. Morie, and A. Iwata, "Physical design guides for substrate noise reduction in CMOS digital circuits," IEEE J. Solid-State Circuits, vol. 36, pp. 539-549, Mar. 2001.
7. M. Xu, D. K. Su, D. K. Shaeffer, T. H. Lee, and B. A. Wooley, "Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS receiver," IEEE J. Solid-State Circuits, vol. 36, pp. 473-485, Mar. 2001.
8. M. Badaroglu, S. Donnay, H. De Man, V. Zinzius, G. Gielen, W. Sansen, T. Fonden, and S. Signell, "Modeling and experimental verification of substrate noise generation in a 220 KGates WLAN system-on-chip with multiple supplies," IEEE J. Solid-State Circuits, vol. 38, pp. 1250-1260, July 2003.
9. M. Badaroglu, M. van Heijningen, V. Gravot, J. Compiet, S. Donnay, M. Engels, G. Gielen, and H. De Man, "Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with synchronous digital circuits," IEEE J. Solid-State Circuits, vol. 37, pp. 1383-1395, Nov. 2002.
10. M. Badaroglu, L. Balasubramanian, K. Tin, V. Gravot, P. Wambacq, G. Van der Plas, S. Donnay, G. Gielen, and H. De Man, "Digital circuit capacitance and switching analysis for ground bounce in IC's with a high-ohmic substrate," in Proc. Eur. Solid-State Circuits Conf., Sept. 2003, pp. 257-260.
11. R. Singh, "A review of substrate coupling issues and modeling strategies," in Proc. IEEE Custom Integrated Circuits Conf., 1999, pp. 491-499.
12. F. Martorell, D. Mateo, and X. Aragones, "Modeling and evaluation of substrate noise induced by interconnects," in Proc. Design, Automation and Test in Europe Conf., Mar. 2003, pp. 524-529.
13. SubstrateStorm [Online]. Available: http://www.cadence.com
14. J. Stinson and S. Rusu, "A 1.5 GHz third generation Itanium processor," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 252-253, 492.
15. S. Bobba and I. N. Hajj, "Input vector generation for maximum intrinsic decoupling capacitance of VLSI circuits," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 5, 2001, pp. 195-198.
16. S. M. Sze, Semiconductor Devices: Physics and Technology, 2nd ed. New York: Wiley, Sept. 2001.
17. P. Larsson, "Resonance and damping in CMOS circuits with on-chip decoupling capacitance," IEEE Trans. Circuits Syst. I, vol. 45, pp. 849-858, Aug. 1998.
18. R. Senthinathan and J. L. Prince, "Simultaneous switching ground noise calculation for packaged CMOS devices," IEEE J. Solid-State Circuits, vol. 26, pp. 1724-1728, Nov. 1991.
19. T. Sakurai and R. Newton, "Alpha-power law MOSFET model and its applications to cmos inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
20. Y. Cao, C. Hu, X. Huang, A. B. Kahng, I. L. Markov, M. Oliver, D. Stroobandt, and D. Sylvester, "Improved a priori interconnect predictions and technology extrapolation in the GTX system," IEEE Trans. VLSI Syst., vol. 11, pp. 3-14, Feb. 2003.
21. ITC99 Benchmark Circuits [Online], Available: http://www.cad.polito.it/ tools/itc99.html