Integrated regulation for energy-efficient digital circuits

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 8, 2008, Pages 1795-1807

  Alon, Elad ^a   Horowitz, Mark ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Stanford University   (United States)

Author keywords

Digital integrated circuits; Power supply distribution; Regulators

Indexed keywords

ANALOG CIRCUITS; CONSERVATION; DIGITAL ARITHMETIC; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; ENERGY EFFICIENCY; LAWS AND LEGISLATION;

ENERGY-EFFICIENT; HIGH POWERS; INTERSIL; LINEAR REGULATORS; MEAS URED RESULTS; MIXED-SIGNAL APPLICATIONS; OUTPUT STAGES; POWER SUPPLY DISTRIBUTION; PUSH-PULL TOPOLOGY; REGULATORS; STATIC-POWER DISSIPATION; SUPPLY NOISE; TEST CHIPS; TOTAL POWER DISSIPATION;

DIGITAL CIRCUITS;

EID: 48849088748     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.925403     Document Type: Conference Paper

References (26)

1. V. von Kaenel, D. Aebischer, C. Piguet, and E. Dijkstra, "A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1715-1722, Nov. 1996.
2. S. Sidiropoulos, D. Liu, J. Kim, G. Wei, and M. Horowitz, "Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers," in IEEE Symp. VLSI Circuits 2000 Dig. Tech. Papers, Jun. 2000, pp. 124-127.
3. H. Werker et al., "A 10-GB/s SONET-compliant CMOS transceiver with low crosstalk and intrinsic jitter," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2349-2358, Dec. 2004.
4. M. Ang, R. Salem, and A. Taylor, "An on-chip voltage regulator using switched-decoupling capacitors," in IEEE Int. Solid-State Circuits Conf. (ISSCC 2000) Dig. Tech. Papers, Feb. 2000, pp. 438-439.
5. J. Gu, R. Harjani, and C. Kim, "Distributed active decoupling capacitors for on-chip supply noise cancellation in digital VLSI circuits," in Symp. VLSI Circuits 2006 Dig. Tech. Papers, Jun. 2006, pp. 216-217.
6. J. Lee, G. Hatcher, L. Vandenbergh, and C.-K. K. Yang, "Evaluation of fully-integrated switching regulators for CMOS process technologies," in Proc. Int. Symp. System-on-Chip, Nov. 2003, pp. 155-158.
7. P. Hazucha et al., "A 233-MHz 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 838-845, Apr. 2005.
8. C. R. Sullivan and S. R. Sanders, "Design of microfabricated transformers and inductors for high-frequency power conversion," IEEE Trans. Power Electron., vol. 11, no. 2, pp. 228-238, Mar. 1996.
9. A. M. Wu and S. R. Sanders, "An active clamp circuit for voltage regulation module (VRM) applications," IEEE Trans. Power Electron., vol. 16, no. 5, pp. 623-634, Sep. 2001.
10. F. N. K. Poon, C. K. Tse, and J. C. P. Liu, "Very fast transient voltage regulators based on load correction," in Proc. IEEE Power Electronics Specialists Conf. (PESC'99), Jun. 1999, pp. 66-71.
11. Intersil Corp., Data Sheet for HIP6200 and HIP6201, 1998.
12. R. Redl, B. P. Erisman, and Z. Zansky, "Optimizing the load transient response of the buck converter," in Proc. Applied Power Electronics Conf. Expo. (APEC'98), Feb. 1998, pp. 170-176.
13. A.Waizman and C.-Y. Chung, "Extended adaptive voltage positioning (EAVP)," in Proc. IEEE Conf. Electrical Performance of Electronic Packaging, Oct. 2000, pp. 65-68.
14. Advanced Configuration and Power Interface Specification, Hewlett-Packard Corp., Intel Corp., Microsoft Corp., Phoenix Technologies Ltd., and Toshiba Corp., 2004 [Online]. Available: http://www.acpi.info/DOWNLOADS/ACPIspec30.pdf
15. S. S. Sastry, Nonlinear Systems: Analysis, Stability, and Control. New York: Springer-Verlag, 1999.
16. E. Alon, "Measurement and regulation of on-chip power supply noise," Ph.D. dissertation, Stanford Univ., Stanford, CA, 2006.
17. P. Hazucha et al., "Alinear regulator with fast digital control for biasing integrated DC-DC converters," in IEEE Int. Solid-State Circuits Conf. (ISSCC'06) Dig. Tech. Papers, Feb. 2006, pp. 2180-2189.
18. B. Casper et al., "An 8-Gbs/ simultaneous bidirectional link with on-die waveform capture," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2111-2120, Dec. 2003.
19. R. Farjad-Rad et al., "0.622-8.0 Gbps 150 mW serial IO macrocell with fully flexible preemphasis and equalization," in IEEE Symp. VLSI Circuits, Jun. 2003, pp. 64-66.
20. Y. Tomita et al., "A 10 Gb/s receiver with equalizer and on-chip ISI monitor in 0.11 μm CMOS," in Symp. VLSI Circuits 2004 Dig. Tech. Papers, Jun. 2004, pp. 202-205.
21. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1998.
22. R. Venkataramanan, A. Sabanovic, and S. Ćuk, "Sliding mode control of DC-to-DC converters," in Proc. IEEE Conf. Industrial Electronics and Control Instrumentation (IECON), San Francisco, CA, Nov. 1985, pp. 251-258.
23. J. Kim and M. Horowitz, "An efficient digital sliding controller for adaptive power-supply regulation," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 639-647, May 2002.
24. S.-C. Tan, Y. M. Lai, M. K. H. Cheung, and C. K. Tse, "On the practical design of a sliding mode voltage controlled buck converter," IEEE Trans. Power Electron., vol. 20, no. 2, pp. 425-437, Mar. 2005.
25. G. W. den Besten and B. Nauta, "Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology," IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 956-962, Jul. 1998.
26. Y. Nakamura, M. Takamiya, and T. Sakurai, "An on-chip noise canceller with high voltage supply lines for nanosecond-range power supply noise," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2007, pp. 124-125.