A 71%-area-reduced six-input nonvolatile lookup-table circuit using a three-terminal magnetic-tunnel-junction-based single-ended structure

Japanese Journal of Applied Physics

Volumn 52, Issue 4 PART 2, 2013, Pages

  Suzuki, Daisuke ^a   Lin, Yuhui ^a   Natsui, Masanori ^a   Hanyu, Takahiro ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT STRUCTURES; EFFECTIVE AREA; MAGNETIC TUNNEL JUNCTION; MAGNETORESISTANCE RATIO; REFERENCE CIRCUITS; SIMULATION PROGRAM WITH INTEGRATED CIRCUIT EMPHASIS; STATIC RANDOM ACCESS MEMORY; TWO TERMINALS;

CMOS INTEGRATED CIRCUITS; MAGNETIC DEVICES; SOLID STATE DEVICES; TABLE LOOKUP;

SPICE;

EID: 84880848083     PISSN: 00214922     EISSN: 13474065     Source Type: Journal    
DOI: 10.7567/JJAP.52.04CM04     Document Type: Conference Paper

References (37)

1. I. Kuon and J. Rose: IEEE Trans. Comput.-Aided Des. IC Syst. 26 (2007) 203.
2. N. S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J. S. Hu, M. J. Irwin, M. Kandemir, and V. Narayanan: IEEE Comput. 36 [12] (2003) 68.
3. E. Pop: Nano Res. 3 (2010) 147.
4. J. Greene, S. Kaptanoglu, W. Feng, V. Hecht, J. Landry, F. Li, A. Krouglyanskiy, M. Morosan, and V. Pevzner: Proc. ACM Int. Symp. FPGA, 2011, p. 87.
5. S. Masui, T. Ninomiya, M. Oura, W. Yokozeki, K. Mukaida, and S. Kawashima: IEEE J. Solid-State Circuits 38 (2003) 715.
6. C. Y. Wen, J. Li, S. Kim, M. Breitwisch, C. Lam, J. Paramesh, and L. T. Pileggi: Symp. VLSI Circuits, Dig. Tech. Pap., 2011, p. 302.
7. Y. Y. Liauw, Z. Zhang, W. Kim, A. E. Gamal, and S. S. Wong: IEEE Int. Conf. Solid-State Circuits Dig. Tech. Pap., 2012, p. 406.
8. W. Zhao, E. Belhaire, V. Javerliac, C. Chappert, and B. Dieny: Proc. IEEE Int. Conf. Integrated Circuit Design and Technology, 2006, p. 1.
9. W. Zhao, E. Belhaire, C. Chappert, F. Jacquet, and P. Mazoyer: Phys. Status Solidi A 205 (2008) 1373.
10. S. Yamamoto, Y. Shuto, and S. Sugahara: Proc. IEEE Int. Magnetics Conf., 2011, FR-03.
11. D. Suzuki, M. Natsui, S. Ikeda, H. Hasegawa, K. Miura, J. Hayakawa, T. Endoh, H. Ohno, and T. Hanyu: Symp. VLSI Circuits Dig. Tech. Pap., 2009, p. 80.
12. D. Suzuki, M. Natsui, T. Endoh, H. Ohno, and T. Hanyu: Jpn. J. Appl. Phys. 51 (2012) 04DM02.
13. D. Suzuki, M. Natsui, T. Endoh, H. Ohno, and T. Hanyu: J. Appl. Phys. 111 (2012) 07E318.
14. C. Yoshida, T. Ochiai, Y. Iba, Y. Yamazaki, K. Tsunoda, A. Takahashi, and T. Sugii: Symp. VLSI Technol. Dig. Tech. Pap., 2012, p. 59.
15. S. Ikeda, J. Hayakawa, Y. M. Lee, F. Matsukura, Y. Ohno, T. Hanyu, and H. Ohno: IEEE Trans. Electron Devices 54 (2007) 991.
16. T. Kawahara: J. Appl. Phys. 109 (2011) 07D325.
17. A. Mochizuki, M. Ibuki, H. Kimura, and T. Hanyu: IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E88-A (2005) 1408.
18. S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu: Appl. Phys. Express 1 (2008) 091301.
19. C. Augustine, A. Raychowdhury, D. Somasekhar, J. Tschanz, V. De, and K. Roy: IEEE Trans. Electron Devices 58 (2011) 4333.
20. P. M. Braganca, J. A. Katine, N. C. Emley, D. Mauri, J. R. Childress, P. M. Rice, E. Delenia, D. C. Ralph, and R. A. Buhrman: IEEE Trans. Nanotechnol. 8 (2009) 190.
21. J. Z. Sun, M. C. Gaidis, E. J. O'Sullivan, E. A. Joseph, G. Hu, D. W. Abraham, J. J. Nowak, P. L. Trouilloud, and Y. Lu, S. L. Brown, D. C. Worledge, and W. J. Gallagher: Appl. Phys. Lett. 95 (2009) 083506.
22. H. Honjo, S. Fukami, R. Nebashi, N. Ishiwata, S. Miura, N. Sakimura, T. Sugibayashi, N. Kasai, and H. Ohno: J. Appl. Phys. 111 (2012) 07C709.
23. S. Fukami, M. Yamanouchi, T. Koyama, K. Ueda, Y. Yoshimura, K.-J. Kim, D. Chiba, H. Honjo, N. Sakimura, R. Nebashi, Y. Kato, Y. Tsuji, A. Morioka, K. Kinoshita, S. Miura, T. Suzuki, H. Tanigawa, S. Ikeda, T. Sugibayashi, N. Kasai, T. Ono, and H. Ohno: Symp. VLSI Technol. Dig. Tech. Pap., 2012, p. 230.
24. N. Sakimura, T. Sugibayashi, R. Nebashi, and N. Kasai: IEEE J. Solid- State Circuits 44 (2009) 2244.
25. R. Nebashi, N. Sakimura, Y. Tsuji, S. Fukami, H. Honjo, S. Saito, S. Miura, N. Ishiwata, K. Kinoshita, T. Hanyu, T. Endoh, N. Kasai, H. Ohno, and T. Sugibayashi: Symp. VLSI Circuits Dig. Tech. Pap., 2011, p. 300.
26. N. N. Mojumder, S. K. Gupta, S. H. Choday, D. E. Nikonov, and K. Roy: IEEE Trans. Electron Devices 58 (2011) 1508.
27. Y. Tsuji, R. Nebashi, N. Sakimura, A. Morioka, H. Honjo, K. Tokutome, S. Miura, T. Suzuki, S. Fukami, K. Kinoshita, T. Hanyu, T. Endoh, N. Kasai, H. Ohno, and T. Sugibayashi: Symp. VLSI Technol. Dig. Tech. Pap., 2012, p. 64.
28. W. K. Luk and R. H. Dennard: IEEE Trans. Circuits Syst. II 52 (2005) 266.
29. S. Nalam and B. H. Calhoun: IEEE J. Solid-State Circuits 46 (2011) 2431.
30. S. Fukami, N. Ishiwata, N. Kasai, M. Yamanouchi, H. Sato, S. Ikeda, and H. Ohno: IEEE Trans. Magn. 48 (2012) 2152.
31. P. E. Allen and D. R. Holberg: CMOS Analog Circuit Design (Oxford University Press, New York, 2010) 1st ed. p. 167.
32. B. Razavi: Fundamentals of Microelectronics (Wiley, New York, 2007) 1st ed., p. 829.
33. K. Yakushiji, K. Noma, T. Saruya, H. Kubota, A. Fukushima, T. Nagashima, S. Yuasa, and K. Ando: Appl. Phys. Express 3 (2010) 053003.
34. H. Sato, M. Yamanouchi, S. Ikeda, S. Fukami, and H. Ohno: Appl. Phys. Lett. 101 (2012) 022414.
35. M. T. Rahman, A. Lyle, P. Khalili Amiri, J. Harms, B. Glass, H. Zhao, G. Rowlands, J. A. Katine, J. Langer, I. N. Krivorotov, K. L. Wang, and J. P. Wang: J. Appl. Phys. 111 (2012) 07C907.
36. S. Ikeda, J. Hayakawa, Y. Ashizawa, Y. M. Lee, K. Miura, H. Hasegawa, M. Tsunoda, F. Matsukura, and H. Ohno: Appl. Phys. Lett. 93 (2008) 082508.
37. X. Guo, E. Ipek, and T. Soyata: Proc. Int. Symp. Computer Architecture, 2010, p. 371.