A ferroelectric memory-based secure dynamically programmable gate array

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 5, 2003, Pages 715-725

  Masui, Shoichi ^a   Ninomiya, Tsuzumi ^a   Oura, Michiya ^a   Yokozeki, Wataru ^a   Mukaida, Kenji ^a   Kawashima, Shoichiro ^a  

^a FUJITSU LABORATORIES LTD   (Japan)

Author keywords

Ferroelectric storage; Field programmable gate arrays; Programmable logic devices; Security of data

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; CRYPTOGRAPHY; ELECTRIC POWER SUPPLIES TO APPARATUS; FERROELECTRIC DEVICES; INTEGRATED CIRCUIT MANUFACTURE; LOGIC CIRCUITS; LOGIC GATES; RANDOM ACCESS STORAGE; SECURITY OF DATA; TRANSISTORS;

DATA ENCRYPTION STANDARD; DYNAMICALLY PROGRAMMABLE GATE ARRAY; FERROELECTRIC STORAGE; SOFTWARE PACKAGE SPICE; SYNCHRONOUS RANDOM ACCESS MEMORY;

NONVOLATILE STORAGE;

EID: 0038444043     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.810034     Document Type: Article

References (26)

1. S. Brown, R. Francis, J. Rose, and Z. Vranesic, Field Programmable Gate Array. Norwell, MA: Kluwar, 1992.
2. D. Buss, "Technology in the Internet age," in IEEE Int. Solid-State Circuit Conf. Dig. Tech. Papers, 2002, pp. 18-21.
3. Y. Horri, Y. Hikosaka, A. Itoh, K. Matsuura, M. Kurasawa, G. Komuro, T. Eshita, and S. Kashiwagi, "4-Mb embedded FRAM for high performance system on chip (SoC) with large switching charge, reliable retention and imprint resistance," in IEDM Tech. Dig., 2002, pp. 539-542.
4. M. Blotski, A. DeHon, and T. Knight Jr., "Unifying FPGAs and SIMD arrays," in Proc. ACM/SIGMA 2nd Int. Symp. FPGAs, 1994.
5. S. Trimberger, D. Carberry, A. Johnson, and J. Wong, "A time-multiplexed FPGA," in Proc. IEEE Symp. FPGAs for Custom Computing Machines, 1997, pp. 22-28.
6. M. Motomura, Y. Aimoto, A. Shibayama, Y. Yabe, and M. Yamashina, "An embedded DRAM-FPGA chip with instantaneous logic reconfigurations," in Symp. VLSI Circuits Dig. Tech. Papers, 1997, pp. 55-56.
7. S. Trimberger, "Scheduling designs into a time-multiplexed FPGA," in Proc. ACM/SIGMA 6th Int. Symp. FPGAs, 1998, pp. 153-160.
8. T. Fujii, K. Furuta, M. Motomura, M. Nomura, M. Mizuno, K. Anjo, K. Wakabayashi, Y. Hirota, Y. Nakazawa, H. Ito, and M. Yamashina, "A dynamically reconfigurable logic engine with a multi-context/multi-mode unified cell architectures," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 1999, pp. 364-365.
9. A. DeHon, "Reconfigurable architectures for general-purpose computing," Ph.D. dissertation, Mass. Inst. Technol., Cambridge, MA, 1996.
10. ____, "Entropy, counting, and programmable interconnect," in Proc. ACM/SIGMA 4th Int. Symp. FPGAs, 1996, pp. 73-79.
11. "Gate count capacity metrics for FPGAs," Xilinx Corporation, San Jose, CA, Appl. Note XAPP 059 v1.1, 1997.
12. P. Chow, S.-O. Seo, J. Rose, K. Chung, G. Paez-Monzon, and I. Rahardja, "The design of a SRAM-based field programmable gate array - Part II: Circuit design and layout," IEEE Trans. VLSI Syst., vol. 7, pp. 321-330, Mar. 1999.
13. A. Sheikholeslami and G. Gulak, "A survey of circuit innovations in ferroelectric random-access memories," Proc. IEEE, vol. 88, pp. 667-689, Mar. 2000.
14. S. Kawashima, T. Endo, A. Yamamoto, K. Nakabayashi, M. Nakazawa, K. Morita, and M. Aoki, "Bitline GND sensing technique for low-voltage operation FeRAM," IEEE J. Solid-State Circuits, vol. 37, pp. 592-598, May 2002.
15. J. Siu, Y. Eslami, A. Sheikholeslami, G. Gulak, T. Endo, and S. Kawashima, "A 16-kb ITIC FeRAM testchip using current-based reference scheme," in Proc. IEEE Custom Integrated Circuits Conf., 2002, pp. 107-110.
16. S. Masui, S. Kawashima, S. Fueki, K. Masutani, A. Inoue, T. Teramoto, and T. Suzuki, "FeRAM applications for next-generation smart card LSIs," in Ext. Abstr. 1st Int. Meeting Ferroelectric Random Access Memories, 2001, pp. 13-14.
17. T. Miwa, J. Yamada, H. Koike, T. Nakura, S. Kobayashi, N. Kasai, and H. Toyoshima, "A 512-kbit low-voltage NV-SRAM with the size of conventional SRAM," in Symp. VLSI Circuits Dig. Tech. Papers, 2001, pp. 129-132.
18. T. Tamura, Y. Arimoto, and H. Ishihara, "Ferroelectric capacitor model for circuit simulation of FeRAM," in Ext. Abstr. 1st Int. Meeting Ferroelectric Random Access Memories, 2001, pp. 116-117.
19. M. Matsumiya, S. Kawashima, M. Sakata, M. Ookura, T. Miyabo, T. Koga, K. Itabashi, K. Mizutani, H. Shimada, and N. Suzuki, "A 15-ns 16-Mb CMOS SRAM with interdigitated bit-line architecture," IEEE J. Solid-State Circuits, vol. 27, pp. 1497-1503, Nov. 1992.
20. T. Wada, S. Ohbayashi, H. Sato, K. Kozaru, Y. Okamoto, Y. Higashide, T. Shimizu, Y. Maki, R. Morimoto, H. Otoi, T. Koga, H. Honda, M. Taniguchi, Y. Arita, and T. Shiomi, "A 500-MHz pipelined burst SRAM with improved SER immunity," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 1999, pp. 196-197.
21. B. Schneier, Applied Cryptography, 2nd ed. New York: Wiley, 1996, ch. 12.
22. S. Keller and M. Smid, "Modes of operation validation system (MOVS): Requirements and procedures," Nat. Inst. Standards Technol., Gaithersburg, MD, NIST Special Pub. 800-172, 1998.
23. T. Yamazaki, "Key issues for manufacturable FeRAM devices," in Ext. Abstr. 1st Int. Meeting Ferroelectric Random Access Memories, 2001, pp. 31-34.
24. "XC4000XL electrical specifications," Xilinx Corp., San Jose, CA, Product Spec. DS005 v1.8, 1999.
25. "Process integration, devices, and structures and emerging researching devices," Int. Technol. Roadmap for Semiconductors (ITRS), 2001.
26. T. Moise et al., "Demonstration of a 4 Mb, high density ferroelectric memory embedded within a 130 nm, 5 LM Cu/FSG logic process," in IEDM Tech. Dig., 2002, pp. 535-538.