TMR-based logic-in-memory circuit for low-power VLSI

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E88-A, Issue 6, 2005, Pages 1408-1414

  Mochizuki, Akira ^a   Kimura, Hiromitsu ^b   Ibuki, Mitsuru ^a   Hanyu, Takahiro ^a  

^a TOHOKU UNIVERSITY   (Japan)

^b ROHM CO LTD   (Japan)

Author keywords

Dynamic current mode logic; Logic func tion; MRAM; Sum of absolute differences; TMR device

Indexed keywords

ELECTRON TUNNELING; MAGNETORESISTANCE; RANDOM ACCESS STORAGE; RESISTORS; TRANSISTORS; VLSI CIRCUITS;

DYNAMIC CURRENT-MODE LOGIC; LOGIC FUNC-TION; MRAM; SUM OF ABSOLUTE DIFFERENCES; TMR DEVICE;

LOGIC CIRCUITS;

EID: 25844514240     PISSN: 09168508     EISSN: 17451337     Source Type: Journal    
DOI: 10.1093/ietfec/e88-a.6.1408     Document Type: Conference Paper

References (18)

1. Semiconductor Industry Association. International Technology Roadmap for Semiconductors, Dec. 2002. http://public.itrs.net/
2. W.H. Kautz, "Cellular logic-in-memory arrays," IEEE Trans. Comput., vol.18, no.8, pp.719-727, Aug. 1969.
3. H.C. Gealow and C.G. Sodini, "A pixel-parallel image processor using logic pitch-matched to dynamic memory," IEEE J. Solid-State Circuits, vol.34, no.6, pp.831-839, June 1999.
4. A. Chandrakasan, W.J. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits, IEEE Press, New York, 2001.
5. H.J.M. Veendrick, Deep-Submicron CMOS ICs, Kulwer BedrijfsInformatie, New York, 1998.
6. T. Hanyu, K. Teranishi, and M. Kameyama, "Multiple-valued logic-in-memory VLSI based on floating-gate-MOS pass-transistor network," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 194-195, Feb. 1998.
7. H. Kimura, T. Hanyu, M. Kameyama, Y. Fujimori, T. Nakamura, and H. Takasu, "Complementary ferroelectric-capacitor logic for low-power logic-in-memory VLSI," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 160-161, Feb. 2003.
8. M. Durlam, P. Naji, A. Omair, M. DeHerrera, J. Calder, J.M. Slaughter, B. Engel, N. Rizzo, G. Grynkewich, B. Butcher, C. Tracy, K. Smith, K. Kyler, J. Ren, J. Molla, B. Feil, R. Williams, and S. Tehrani, "A low power 1 Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects," IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp.158-161, June 2002.
9. A. Ney, C. Pampuch, R. Koch, and K.H. Ploog, "Programmable computing with a single magnetoresistive element," Nature, vol.425, no.2, pp. 185-187, Oct. 2003.
10. T. Miyazaki and N. Tezuka, "Spin polarized tunneling in ferromagnet/insulator/ferromagnet junctions," J. Magn. Mater., vol.151, pp.403-410, 2003.
11. D. Chiba, N. Akiba, F. Matsukura, Y. Ohno, and H. Ohno, "Magnetoresistance effect and interlayer coupling of (Ga, Mn) as trilayer structures," Applied Physics Letters, vol.77, no.12, pp. 1873-1875, Sept. 2000.
12. D. Chiba, F. Matsukura, and H. Ohno, "Tunneling magnetoresistance in (Ga,Mn)As-based heterostructures with a GaAs barrier," Physica E, vol.21, p.966, 2004.
13. M.W. Allam and M.I. Elmasry, "Dynamic current mode logic (Dy-CML): A new low-power high-performance logic style," IEEE J. Solid-State Circuits, vol.36, no.3, pp.550-558, March 2001.
14. S.S.P. Parkin, C. Kaiser, A. Panchula, P.M. Rice, B. Hughes, M. Samant, and S. Yang, "Giant tunneling magnetoresistance at room temperature with MgO (100) tunnel barriers," Nature Materials, vol.3, pp.862-867, Dec. 2004.
15. M. Durlam, P.J. Naji, A. Omair, M. DeHerrera, J. Calder, J.M. Slaughter, B.N. Engel, N.D. Rizzo, G. Frynkewich, B. Butcher, C. Tracy, K. Smith, K.W. Kyler, J.J. Ren, J.A. Molla, W.A. Feil, R.G. Williams, and S. Tehrani, "A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects," IEEE J. Solid-State Circuits, vol.38, no.6, pp.769-773, May 2003.
16. J. DeBrosse, D. Gogl, A. Bette, H. Hoengschmid, R. Robertazzi, C. Arndt, D. Braun, D. Casarotto, R. Harvreluk, S. Lammers, W. Obermaier, W.R. Reohr, H. Viehmann, W.J. Gallagher, and G. Müller, "A high-speed 128-kb MRAM core for future universal memory application," IEEE J. Solid-State Circuits, vol.39, no.4, pp.678-683, April 2004.
17. M. Mizuno, Y. Ooi, N. Hayashi, J. Goto, M. Hozumi, K. Furuta, A. Shibayama, Y. Nakazawa, O. Ohnishi, S.Y. Zhu, Y. Yokoyama, Y. Katayama, H. Takano, N. Miki, Y. Senda, and M. Yamashina, "A 1.5-W single-chip MPEG-2 MP@ML video encoder with low power motion estimation and clocking," IEEE J. Solid-State Circuits, vol.32, no.11, pp. 1807-1816, Nov. 1997.
18. M. Hariyama, S. Lee, and M. Kameyama, "Highly-parallel stereo vision VLSI processor based on an optimal parallel memory access scheme," IEICE Trans. Electron., vol.E84-C, no.3, pp.382-389, March 2001.