Cuanta: Quantifying effects of shared on-chip resource interference for consolidated virtual machines

Proceedings of the 2nd ACM Symposium on Cloud Computing, SOCC 2011

Volumn , Issue , 2011, Pages

  Govindan, Sriram ^a   Liu, Jie ^b   Kansal, Aman ^b   Sivasubramaniam, Anand ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b MICROSOFT RESEARCH   (United States)

Author keywords

Cache pressure clone; Last level cache; Memory subsystem interference; Performance estimation; Resource contention; Workload consolidation

Indexed keywords

CACHE PRESSURE CLONE; LAST-LEVEL CACHE; PERFORMANCE ESTIMATION; RESOURCE CONTENTION; WORKLOAD CONSOLIDATION;

COMPUTER ARCHITECTURE; DEGRADATION; ENERGY UTILIZATION; FORECASTING;

CLOUD COMPUTING;

EID: 82155203098     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2038916.2038938     Document Type: Conference Paper

References (48)

1. Amazon Elastic Compute Cloud. http://aws.amazon.com/ec2/.
2. M. Awasthi, K. Sudan, R. Balasubramonian, and J. Carter. Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches. In Proceedings of High-Performance Computer Architecture (HPCA), 2009.
3. P. Barham, B. Dragovic, K. Fraser, S. Hand, T. Harris, A. Ho, R. Neugebuer, I. Pratt, and A. Warfield. Xen and the Art of Virtulization. In Proceedings of the Nineteenth Symposium on Operating Systems Principles (SOSP), 2003.
4. B. Bershad, D. Lee, T. H. Romer, and J. B. Chen. Avoiding conflict misses dynamically in large direct-mapped caches. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 1994.
5. R. Bitirgen, E. Ipek, and J. F. Martinez. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO), 2008.
6. N. Bobroff, A. Kochut, and k. Beaty. Dynamic placement of virtual machines for managing sla violations. In Proceedings of the International Symposium on Integrated Network Management, 2007.
7. E. Bugnion, J. M. Anderson, T. C. Mowry, M. Rosenblum, and M. S. Lam. Compiler-directed page coloring for multiprocessors. In Proceedings of the Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 1996.
8. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), 2005.
9. J. Chang and G. S. Sohi. Cooperative cache partitioning for chip multiprocessors. In Proceedings of the international conference on Supercomputing (ICS), 2007.
10. S. Cho and L. Jin. Managing distributed, shared l2 caches through os-level page allocation. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO), 2006.
11. J. Dejun, G. Pierre, and C.-H. Chi. Ec2 performance analysis for resource provisioning of service-oriented applications. In Proceedings of the international conference on Service-oriented computing, 2009.
12. Department of Energy - prices and trends. http://www.energy.gov/ pricestrends/index.htm.
13. D. Economou, S. Rivoire, C. Kozyrakis, and P. Ranganathan. Full-system power analysis and modeling for server environments. In Workshop on Modeling, Benchmarking and Simulation, 2006.
14. X. Fan, W.-D. Weber, and L. A. Barroso. Power provisioning for a warehouse-sized computer. In Proceedings of the International Symposium on Computer Architecture (ISCA), 2007.
15. D. Gupta, L. Cherkasova, R. Gardner, and A. Vahdat. Enforcing performance isolation across virtual machines in xen. In Proceedings of the Conference on Middleware (MIDDLEWARE), 2006.
16. K. Hoste, A. Phansalkar, L. Eeckhout, A. Georges, L. K. John, and K. D. Bosschere. Performance prediction based on inherent program similarity. In Proceedings of the conference on Parallel architectures and compilation techniques (PACT), 2006.
17. Intel Corporation. Intel Single-chip Cloud Computer. http://techresearch. intel.com/spaw2/uploads/files/SCC-Overview.pdf.
18. C. Isci, G. Contreras, and M. Martonosi. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In Proceedings of the Symposium on Microarchitecture (MICRO), 2006.
19. R. Iyer, R. Illikkal, O. Tickoo, L. Zhao, P. Apparao, and D. Newell. Vm3: Measuring, modeling and managing vm shared resources. Computer Networks, 53(17):2873-2887, 2009.
20. D. Kaseridis, J. Stuecheli, J. Chen, and L. K. John. A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large cmp systems. In Proceedings of High-performance Computer Architecture (HPCA), 2010.
21. Y. Koh, R. Knauerhase, P. Brett, M. Bowman, Z. Wen, and C. Pu. An analysis of performance interference effects in virtual environments. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2007.
22. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In Proceedings of high performance computer architecture (HPCA), 2008.
23. C. Liu, A. Sivasubramaniam, and M. Kandemir. Organizing the last line of defense before hitting the memory wall for cmps. In Proceedings of the IEEE Symposium on High-Performance Computer Architecture (HPCA), 2004.
24. F. Liu and Y. Solihin. Studying the impact of hardware prefetching and bandwidth partitioning in chip-multiprocessors. In Proceedings of the ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), 2011.
25. G. Memik, G. Reinman, and W. H. Mangione-Smith. Just say no: Benefits of early cache miss determination. In Proceedings of High-Performance Computer Architecture (HPCA), 2003.
26. R. Nathuji, A. Kansal, and A. Ghaffarkhah. Q-clouds: managing performance interference effects for qos-aware clouds. In Proceedings of the 4th ACM European conference on Computer systems (EUROSYS), 2010.
27. K. J. Nesbit, J. Laudon, and J. E. Smith. Virtual private caches. SIGARCH Computer Architecture News, 35(2):57-68, 2007. (Pubitemid 47582091)
28. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proceedings of the Symposium on Microarchitecture (MICRO), 2006.
29. N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural support for operating system-driven cmp cache management. In Proceedings of Parallel architectures and compilation techniques (PACT), 2006.
30. T. Romer, D. Lee, B. N. Bershad, and J. B. Chen. Dynamic page mapping policies for cache conflict resolution on standard hardware. In Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI), 1994.
31. J. Schad, J. Dittrich, and J.-A. Quiané-Ruiz. Runtime measurements in the cloud: observing, analyzing, and reducing variance. Proc. VLDB Endow., 3:460-471, September 2010.
32. T. Sherwood, B. Calder, and J. Emer. Reducing cache misses using hardware and software page placement. In Proceedings of the international conference on Supercomputing (ICS), 1999.
33. L. Soares, D. Tam, and M. Stumm. Reducing the harmful effects of last-level cache polluters with an os-level, software-only pollute buffer. In Proceedings of the Symposium on Microarchitecture (MICRO), 2008.
34. S. Srikantaiah, M. Kandemir, and M. J. Irwin. Adaptive set pinning: managing shared caches in chip multiprocessors. SIGARCH Comput. Archit. News, 36(1):135-144, 2008. (Pubitemid 351585401)
35. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic cache partitioning for simultaneous multithreading systems. In Proceedings of Conference on Parallel and Distributed Computing Systems, 2001.
36. D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing shared l2 caches on multicore systems in software. In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), 2007.
37. L. Tang, J. Mars, N. Vachharajani, R. Hundt, and M. L. Soffa. The impact of memory subsystem resource sharing on datacenter applications. In Proceeding of the international symposium on Computer architecture (ISCA), 2011.
38. N. Topham, A. González, and J. González. The design and performance of a conflict-avoiding cache. In Proceedings of the symposium on Microarchitecture (MICRO), 1997.
39. A. Verma, P. Ahuja, and A. Neogi. Power-aware dynamic placement of hpc applications. In Proceedings of the 22nd annual international conference on Supercomputing (ICS), 2008.
40. Vmware. http://www.vmware.com/.
41. R. West, P. Zaroo, C. A. Waldspurger, and X. Zhang. Online cache modeling for commodity multicore processors. SIGOPS Oper. Syst. Rev., 44:19-29, December 2010.
42. Windows Azure Platform. http://www.microsoft.com/windowsazure/.
43. Y. Xie and G. H. Loh. Pipp: promotion/insertion pseudo-partitioning of multi-core shared caches. In Proceedings of the International Symposium on Computer Architecture (ISCA), 2009.
44. C. Zhang. Balanced cache: Reducing conflict misses of direct-mapped caches. SIGARCH Computure Architecture News, 34(2):155-166, 2006. (Pubitemid 46016612)
45. J. Zhang, A. Sivasubramaniam, Q. Wang, A. Riska, and E. Riedel. Storage performance virtualization via throughput and latency control. Trans. Storage, 2(3):283-308, 2006. (Pubitemid 44656446)
46. X. Zhang, S. Dwarkadas, and K. Shen. Towards practical page coloring-based multicore cache management. In Proceedings of the European conference on Computer systems (EUROSYS), 2009.
47. L. Zhao, R. Iyer, R. Illikkal, J. Moses, S. Makineni, and D. Newell. Cachescouts: Fine-grain monitoring of shared caches in cmp platforms. In Proceedings of the conference on Parallel architectures and compilation techniques (PACT), 2007.
48. S. Zhuravlev, S. Blagodurov, and A. Fedorova. Addressing shared resource contention in multicore processors via scheduling. SIGPLAN Notices, 45(3):129-142, 2010.