Effective management of DRAM bandwidth in multicore processors

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2007, Pages 245-255

  Rafique, Nauman ^a   Lim, Won Taek ^a   Thottethodi, Mithuna ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHLORINE COMPOUNDS; DATA STORAGE EQUIPMENT; DYNAMIC RANDOM ACCESS STORAGE; PARALLEL PROCESSING SYSTEMS; TELECOMMUNICATION SYSTEMS; TURBO CODES;

ACCESS LATENCY; BANDWIDTH MANAGEMENT; BANDWIDTH SHARING; COMPILATION TECHNIQUES; CRITICAL APPLICATIONS; DATA CENTERS; EFFECTIVE MANAGEMENT; ENTERPRISE COMPUTING; INTERNATIONAL CONFERENCES; MEMORY ACCESSES; MULTI-CORE PROCESSORS; ON CHIPS; ON-CHIP CACHES; PARALLEL ARCHITECTURES; PERFORMANCE LEVEL; SERVICE-LEVEL AGREEMENTS; TECHNOLOGY TRENDS; WORKING SET;

BANDWIDTH;

EID: 47849130815     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2007.4336216     Document Type: Conference Paper

References (39)

1. K. Asanovic, R. Bodik, B. C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D. A. Patterson, W. L. Plishker, J. Shalf, S. W. Williams, and K. A. Yelick. The Landscape of Parallel Computing Research: A View from Berkeley. Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley, December 18 2006.
2. S. I. Association. ITRS Roadmap, 2005.
3. J. C. R. Bennett and H. Zhang. WF 2 q: Worst-case fair weighted fair queueing. In INFOCOM (1), pages 120-128, 1996.
4. D. Burger, J. R. Goodman, and A. Kagi. Memory bandwidth limitations of future microprocessors. In Proceedings of the 23rd annual international symposium on Computer architecture, pages 78-89, New York, NY, USA, 1996. ACM Press.
5. A. Demers, S. Keshav, and S. Shenker. Analysis and Simulation of a Fair Queueing Algorithm. In SIGCOMM '89: Symposium proceedings on Communications architectures & protocols, pages 1-12, New York, NY, USA, 1989. ACM Press.
6. E. M. Gafni and D. P. Bertsekas. Dynamic Control of Session Input Rates in Communication Networks. IEEE Transactions on Automatic Control, 29(11):1009-1016, November 1984.
7. S. J. Golestani. A Self-Clocked Fair Queueing Scheme for Broadband Applications. In INFOCOM, pages 636-646, 1994.
8. P. Goyal, H. M. Vin, and H. Cheng. Start-time fair queueing: a scheduling algorithm for integrated services packet switching networks. IEEE/ACM Trans. Netw., 5(5):690-704, 1997.
9. H. P. Hofstee, R. Nair, and J.-D. Wellman. Token based DMA. United States Patent 6820142, November 2004.
10. J. S. Hunter. The Exponentially Weighted Moving Average. Journal of Quality Technology, 18(4):203-210, 1986.
11. I. Hur and C. Lin. Adaptive History-Based Memory Schedulers. In Proceedings of the 37th annual International Symposium on Microarchitecture, pages 343-354, 2004.
12. S. M. Inc. Ultrasparc IV processor architecture overview, Februrary 2004.
13. A. Ioannou and M. Katevenis. Pipelined Heap (Priority Queue) Management for Advanced Scheduling in High Speed Networks. IEEE/ACM Transactions on Networking, 2007.
14. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt. QoS policies and architecture for cache/memory in CMP platforms. SIGMETRICS Perform. Eval. Rev., 35(1):25-36, 2007.
15. R. N. Kalla, B. Sinharoy, and J. M. Tendler. IBM Power5 Chip: A Dual-Core Multithreaded Processor. IEEE Micro, 24(2):40-47, 2004.
16. M. Karlsson, C. Karamanolis, and J. Chase. Controllable fair queuing for meeting performance goals. Performance Evaluation, 62(1-4):278-294, 2005.
17. M. Karlsson, X. Zhu, and C. Karamanolis. An adaptive optimal controller for non-intrusive performance differentiation in computing services. In International Conference on Control and Automation (ICCA), pages 709-714, 2005.
18. S. Kim, D. Chandra, and Y. Solihin. Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In IEEE PACT, pages 111-122, 2004.
19. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-Way Multithreaded Sparc Processor. IEEE Micro, 25(2):21-29, 2005.
20. K.-B. Lee, T.-C. Lin, and C.-W. Jen. An efficient quality-aware memory controller for multimedia platform soc. IEEE Transactions on Circuits and Systems for Video Technology, 15(5):620-633, May 2005.
21. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, Feb. 2002.
22. M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. SIGARCH Computer Architecture News, 2005.
23. S. A. McKee, A. Aluwihare, B. H. Clark, R. H. Klenke, T. C. Landon, C. W. Oliver, M. H. Salinas, A. E. Szymkowiak, K. L. Wright, W. A. Wulf, and J. H. Aylor. Design and Evaluation of Dynamic Access Ordering Hardware. In International Conference on Supercomputing, pages 125-132, 1996.
24. Micron. DDR2 SDRAM Datasheet.
25. T. Moscibroda and O. Mutlu. Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems. Technical Report MSR-TR-2007-15, Microsoft Research, February 2007.
26. C. Natarajan, B. Christenson, and F. Briggs. A study of performance impact of memory controller features in multi-processor server environment. In WMPI '04: Proceedings of the 3rd workshop on Memory performance issues, pages 80-87, New York, NY, USA, 2004. ACM Press.
27. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair Queuing Memory Systems. In MICRO '06: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 208-222, Washington, DC, USA, 2006. IEEE Computer Society.
28. A. K. Parekh and R. G. Gallager. A generalized processor sharing approach to flow control in integrated services networks: the single-node case. IEEE/ACM Trans. Netw., 1(3):344-357, 1993.
29. N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural Support for Operating System-Driven CMP Cache Management. In The Fifteenth International Conference on Parallel Architectures and Compilation Techniques (PACT), September 2006.
30. S. Rixner. Memory Controller Optimizations for Web Servers. In Proceedings of the 37th annual International Symposium on Microarchitecture, pages 355-366, 2004.
31. S. Rixner, W. J. Dally, U. J. Kapasi, P. R. Mattson, and J. D. Owens. Memory access scheduling. In International Symposium on Computer Architecture, pages 128-138, 2000.
32. P. Shivakumar and N. P. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power and Area Model. Technical report, Western Research Lab - Compaq, 2001.
33. Sonics. Sonics MemMax 2.0 Multi-threaded DRAM Access Scheduler. DataSheet, June 2006.
34. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic Partitioning of Shared Cache Memory. The Journal of Supercomputing, 28(1):7-26, 2004.
35. D.Wang, B. Ganesh, N. Tuaycharoen, K. Baynes, A. Jaleel, and B. Jacob. DRAMsim: A memory-system simulator. SIGARCH Computer Architecture News, 33(4):100-107, September 2005.
36. H. Zhang. Service disciplines for guaranteed performance service in packet-switching networks, 1995.
37. L. Zhang. Virtual clock: a new traffic control algorithm for packet switching networks. In SIGCOMM '90: Proceedings of the ACM symposium on Communications architectures & protocols, pages 19-29, New York, NY, USA, 1990. ACM Press.
38. R. Zhang, S. Parekh, Y. Diao, M. Surendra, T. F. Abdelzaher, and J. A. Stankovic. Control of fair queueing: modeling, implementation, and experiences. In 9th IFIP/IEEE International Symposium on Integrated Network Management, pages 177-190, May 2005.
39. Z. Zhu and Z. Zhang. A Performance Comparison of DRAM Memory System Optimizations for SMT Processors. In Proceedings of 11th International Sysmposium on High Performance Computer Architecture, pages 213-224, 2005.