A case for integrated processor-cache partitioning in chip multiprocessors

Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC '09

Volumn , Issue , 2009, Pages

  Srikantaiah, Shekhar ^a   Das, Reetuparna ^a   Mishra, Asit K ^a   Das, Chita R ^a   Kandemir, Mahmut ^a  

^a The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE PARTITIONING; CHIP MULTIPROCESSOR; CORE SYSTEMS; EXTENSIVE SIMULATIONS; HARDWARE/SOFTWARE; IN-CHIP; INTEGRATED PROCESSORS; MULTI-THREADED APPLICATION; OPERATING SYSTEMS; SHARED CACHE; STATE OF THE ART;

COMPUTER OPERATING SYSTEMS; MICROPROCESSOR CHIPS; MULTIPROGRAMMING; SYSTEMS ANALYSIS;

MULTIPROCESSING SYSTEMS;

EID: 74049129459     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1654059.1654066     Document Type: Conference Paper

References (36)

1. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The impact of performance asymmetry in emerging multicore architectures. SIGARCH Comput. Archit. News, 33(2), 2005.
2. R. Bitirgen, E. Ipek, and J. F. Martinez. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach. In Proc. of the International Symposium on Microarchitecture, 2008.
3. F. Bower, D. Sorin, and L. Cox. The impact of dynamically heterogeneous multicore processors on thread scheduling. IEEE Micro, 28(3), 2008.
4. J. R. Bulpin and I. A. Pratt. Hyper-threading aware process scheduling heuristics. In Proc. of the USENIX Annual Technical Conference, 2005.
5. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In Proc. of the International Symposium on High-Performance Computer Architecture, 2005.
6. J. Chang and G. S. Sohi. Cooperative cache partitioning for chip multiprocessors. In Proc. of the International Conference on Supercomputing, 2007.
7. S. Eyerman and L. Eeckhout. System-level performance metrics for multiprogram workloads. IEEE Micro, 28(3), 2008.
8. A. Fedorova, M. Seltzer, and M. D. Smith. Improving performance isolation on chip multiprocessors via an operating system scheduler. In Proc. of the International Conference on Parallel Architecture and Compilation Techniques, 2007.
9. A. Fedorova, C. Small, D. Nussbaum, and M. Seltzer. Chip multithreading systems need a new operating system scheduler. In Proc. of the SIGOPS European Workshop, 2004.
10. R. Gabor, S. Weiss, and A. Mendelson. Fairness enforcement in switch on event multithreading. ACM Trans. Archit. Code Optim., 4(3), 2007.
11. F. Guo, H. Kannan, L. Zhao, R. Illikkal, R. Iyer, D. Newell, Y. Solihin, and C. Kozyrakis. From chaos to QoS: case studies in CMP resource management. SIGARCH Comput. Archit. News, 35(1), 2007.
12. L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni. Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. In Proc. of the International Conference on Parallel Architectures and Compilation Techniques, 2006.
13. R. Iyer. CQoS: a framework for enabling QoS in shared caches of CMP platforms. In Proc. of the International Conference on Supercomputing, 2004.
14. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt. Qos policies and architecture for cache/memory in cmp platforms. SIGMETRICS Perform. Eval. Rev., 35(1), 2007.
15. L. K. John. More on finding a single number to indicate overall performance of a benchmark suite. SIGARCH Comput. Archit. News, 32(1), 2004.
16. J. Kay and P. Lauder. A fair share scheduler. Communications of the ACM, 31(1), 1988.
17. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proc. of the International Conference on Parallel Architectures and Compilation Techniques, 2004.
18. R. Kumar, D. M. Tullsen, N. P. Jouppi, and P. Ranganathan. Heterogeneous chip multiprocessors. Computer, 38(11), 2005.
19. K. Luo, J. Gummaraju, and M. Franklin. Balancing thoughput and fairness in smt processors. In Proc. of the International Symposium on Performance Analysis of Systems and Software., 2001.
20. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. Computer, 35(2), 2002.
21. J. Mogul, J. Mudigonda, N. Binkert, P. Ranganathan, and V. Talwar. Using asymmetric single-ISA CMPs to save energy on operating systems. IEEE Micro, 28(3), 2008.
22. O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In Proc. of the International Symposium on Microarchitecture, 2007.
23. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queuing memory systems. In Proc. of the International Symposium on Microarchitecture, 2006.
24. K. J. Nesbit, M. Moreto, F. Cazorla, A. Ramirez, M. Valero, and J. Smith. Multicore resource management. IEEE Micro, 28(3), 2008.
25. P. Padala, K. G. Shin, X. Zhu, M. Uysal, Z. Wang, S. Singhal, A. Merchant, and K. Salem. Adaptive control of virtualized resources in utility computing environments. SIGOPS Oper. Syst. Rev., 41(3), 2007.
26. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proc. of the International Symposium on Microarchitecture, 2006.
27. N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural support for operating system-driven CMP cache management. In Proc. of the International Conference on Parallel Architectures and Compilation Techniques, 2006.
28. N. Rafique, W.-T. Lim, and M. Thottethodi. Effective management of DRAM bandwidth in multicore processors. In Proc. of the International Conference on Parallel Architecture and Compilation Techniques, 2007.
29. A. Sen and M. Srivastava. Regression Analysis. Springer, 1990.
30. J. E. Smith. Characterizing computer performance with a single number. Commun. ACM, 31(10), 1988.
31. S. Srikantaiah, M. Kandemir, and M. J. Irwin. Adaptive set pinning: managing shared caches in chip multiprocessors. In Proc. of International Conference on Architectural Support for Programming Languages and Operating Systems, 2008.
32. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic partitioning of shared cache memory. J. Supercomput., 28(1), 2004.
33. D. Tam, R. Azimi, and M. Stumm. Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors. In Proc. of the European Conference on Computer Systems, 2007.
34. C. A. Waldspurger and W. E. Weihl. Lottery scheduling: flexible proportional-share resource management. In Proc. of the USENIX conference on Operating Systems Design and Implementation, 1994.
35. T. Y. Yeh and G. Reinman. Fast and fair: data-stream quality of service. In Proc. of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, 2005.
36. K. Yue and D. Lilja. Dynamic processor allocation with the Solaris operating system. In Proc. of the International Parallel Processing Symposium, 1998.