VFloat: A variable precision fixedand floating-point library for reconfigurable hardware

ACM Transactions on Reconfigurable Technology and Systems

Volumn 3, Issue 3, 2010, Pages

  Wang, Xiaojun ^a   Leeser, Miriam ^b  

^a Northeastern University ^*  (United States)

^b Northeastern University   (United States)

Author keywords

Algorithms; Design; Experimentation; Performance

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; DESIGN; FIXED POINT ARITHMETIC; IEEE STANDARDS; K-MEANS CLUSTERING;

ARITHMETIC OPERATIONS; EXPERIMENTATION; FLOATING POINT OPERATIONS; FORMAT CONVERSION; HARDWARE IMPLEMENTATIONS; MULTISPECTRAL SATELLITE IMAGE; PERFORMANCE; VARIABLE PRECISION;

RECONFIGURABLE HARDWARE;

EID: 84856968087     PISSN: 19367406     EISSN: 19367414     Source Type: Journal    
DOI: 10.1145/1839480.1839486     Document Type: Article

References (53)

1. Altera. http://www.altera.com/.
2. BELANOVIĆ, P. AND LEESER, M. 2002. A library of parameterized floating-point modules and their use. In Proceedings of the 12th International Conference on Field-Programmable Logic and Applications. Springer, New York, 657-666.
3. CONTI, A. 2007. A hardware/software system for adaptive beamforming. http://www.ece.neu.edu/groups/rcl/theses/conti-ms2007.pdf.
4. CORDES, B., DY, J., LEESER, M., AND GOEBEL, J. 2005. Enabling a real-time solution for neuron detection with reconfigurable hardware. In Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping (RSP). 128-134. (Pubitemid 41432008)
5. CRET, O., TRESTIAN, I., DINECHIN, F. D., DARABANT, L., TUDORAN, R., AND VACARIU, L. 2007. Accelerating the computation of the physical parameters involved in transcranial magnetic stimulation using FPGA devices. Romanian J. Inf. Sci. Technol. 10, 4, 361-379.
6. CULLEY, R., DESAI, A., GANDHI, S., WU, S., TOMKO, K., SOTIRELIS, P., AND RICHIE, D. 2005. A prototype FPGA finite-difference time-domain engine for electromagnetics simulation. In Proceedings of the 48th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS).
7. DETREY, J. AND DE DINECHIN, F. 2003. A VHDL library of LNS operators. In Proceedings of the 37th Asilomar Conference on Signals, Systems, and Computers. Vol. 2. IEEE Signal Processing Society, Pacific Grove, CA, 2227-2231.
8. DIDO, J.,GERAUDIE, N., LOISEAU, L., PAYEUR, O., SAVARIA, Y., AND POIRIER, D. 2002. A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs. In Proceedings of the 10th International Symposium on Field Programmable Gate Arrays. ACM, New York, 50-55.
9. Digital Core Design. http://www.digitalcoredesign.com/.
10. DINIZ, P. C. AND GOVINDU, G. 2006. Design of field-programmable dual-precision floating-point arithmetic units. In Proceedings of the 16th International Conference on Field-Programmable Logic and Applications. IEEE, 733-736.
11. DOU, Y., VASSILIADIS, S., KUZMANOV, G. K., AND GAYDADJIEV, G. N. 2005. 64-bit floating-point FPGA matrix multiplication. In Proceedings of the 13th International Symposium on Field- Programmable Gate Arrays.
12. DUDA, R. O., HART, P. E., AND STORK, D. G. 2001. Pattern Classification, 2nd Ed. John Wiley & Sons, Inc., New York.
13. ERCEGOVAC, M. D., LANG, T., MULLER, J.-M., AND TISSERAND, A. 2000. Reciprocation, square root, inverse square root, and some elementary functions using small multipliers. IEEE Trans. Comput. 49, 7, 628-637.
14. ETIEMBLE, D., BOUAZIZ, S., AND ETIEMBLE, D. 2005. Customizing 16-bit floating point instructions on a NIOS II processor for FPGA image and media processing. In Proceedings of the IEEE Workshop on Embedded Systems for Real Time Media Processing.
15. FILHO, A. G. S., FRERY, A. C., DE ARAJO, C. C., ALICE, H., CERQUEIRA, J., LOUREIRO, J. A., DE LIMA, M. E.,OLIVEIRA, M. G. S., AND HORTA, M. M. 2003. Hyperspectral images clustering on reconfigurable hardware using the K-means algorithm. In Proceedings of the 16th Symposium on Integrated Circuits and Systems Design. IEEE Computer Society, 99-104.
16. FPLIBRARY. A VHDL library of parametrisable floating-point and LNS operators for FPGA. http://www.ens-lyon.fr/LIP/Arenaire/Ware/FPLibrary/.
17. GOKHALE, M., FRIGO, J.,AHRENS, C., TRIPP, J. L., AND MINNICH, R. 2004. Monte carlo radiative heat transfer simulation on a reconfigurable computer. In Proceedings of the 14th International Workshop on Field-Programmable Logic and Applications (FPL). 95-104.
18. GOKHALE, M., FRIGO, J., MCCABE, K., THEILER, J., WOLINSKI, C., AND LAVENIER, D. 2003. Experience with a hybrid processor: K-Means clustering. J. Supercomput. 26, 2, 131-148.
19. GOLDBERG, D. 1991. What every computer scientist should know about floating-point arithmetic. ACM Comput. Surv. 23, 1, 5-48. (Pubitemid 21723680)
20. GOLDBERT, R., EVEN, G., AND SEIDEL, P.-M. 2007. An FPGA implementation of pipelined multiplicative division with IEEE rounding. In Proceedings of the 15th IEEE Symposium on Field- Programmable Custom Computing Machines. IEEE Computer Society.
21. GOVINDU, G., SCROFANO, R., AND PRASANNA, V. K. 2005. A library of parameterizable floatingpoint cores for FPGAs and their application to scientific computing. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. CSREA Press.
22. HUNG, P., FAHMY, H., MENCER, O., AND FLYNN, M. J. 1999. Fast division algorithm with a small lookup table. In Proceedings of the 33rd Asilomar Conference on Signals, Systems, and Computers. Vol. 2. IEEE Signal Processing Society, Pacific Grove, CA, 1465-1468. (Pubitemid 30592022)
23. IEEE STANDARDS BOARD AND ANSI. 1985. IEEE Standard for Binary Floating-Point Arithmetic. IEEE Press. IEEE Std 754-1985.
24. LAVENIER, D. 2000. FPGA implementation of the K-means clustering algorithm for hyperspectral images. LAUR 00-3079, Los Alamos National Laboratory.
25. LEE, B. AND BURGESS, N. 2002. Parameterisable floating-point operations on FPGA. In Proceedings of the 36th Asilomar Conference on Signals, Systems, and Computers. Vol. 2. IEEE Signal Processing Society, 1064-1068.
26. LEESER, M., THEILER, J., ESTLICK, M., AND SZYMANSKI, J. J. 2000. Design trade-offs in a hardware implementation of the K-means clustering algorithm. In Proceedings of the IEEE Sensor Array and Multichannel Signal Processing Workshop. IEEE, 520-524.
27. LI, Y. AND CHU, W. 1997. Implementation of single precision floating point square root on FPGAs. In Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines. IEEE Computer Society, 226-232.
28. LIENHART, G., KUGEL, A., AND MANNER, R. 2002. Using floating-point arithmetic on FPGAs to accelerate scientific N-body simulations. In Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'02). 182-191.
29. LIENHART, G., KUGEL, A., AND MANNER, R. 2006. Rapid development of high performance floating-point pipelines for scientific simulation. In Proceedings of the 20th International on Parallel and Distributed Processing Symposium (IPDPS).
30. LIGON III, W. B., MCMILLAN, S.,MONN, G., SCHOONOVER, K., STIVERS, F., AND UNDERWOOD, K. D. 1998. A re-evaluation of the practicality of floating-point operations on FPGAs. In Proceedings of the 6th IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society, 206-215.
31. LOUCA, L., COOK, T. A., AND JOHNSON, W. H. 1996. Implementation of IEEE single precision floating point addition and multiplication on FPGAs. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. IEEE, 107-116.
32. MATOUSEK, R., TICH, M., POHL, Z., KADLEC, J., SOFTLEY, C., AND COLEMAN, N. 2002. Logarithmic number system and floating-point arithmetics on FPGA. Lecture Notes in Computer Science. vol. 2438. Springer, 175-188.
33. MOORE, N., CONTI, A., LEESER, M., AND KING, L. S. 2007. Writing portable applications that dynamically bind at run time to reconfigurable hardware. In Proceedings of the 15th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). 229-238.
34. MORRIS, G. AND PRASANNA, V. 2005. An FPGA-based floating-point Jacobi iterative solver. In Proceedings of the 8th International Symposium on Parallel Architectures, Algorithms, and Networks (ISPAN). 420-427.
35. MUNSHI, A., CLINTON, A.,WONG, A., BRAGANZA, S., BISHOP, W., AND MCCOOL, M. 2005. A parameterizable SIMD stream processor. In Proceedings of the Canadian Conference on Electrical and Computer Engineering (CCECE). 806-811. (Pubitemid 44801741)
36. NALLATECH.http://www.nallatech.com/
37. NORTHEASTERN UNIVERSITY RECONFIGURABLE COMPUTING LABORATORY. Vfloat: The northeastern variable precision floating point library. http://www.ece.neu.edu/ groups/rcl/projects/floatingpoint/.
38. PASCHALAKIS, S. AND LEE, P. 2003. Double precision floating-point arithmetic on FPGAs. In Proceedings of the IEEE International Conference on Field-Programmable Technology. IEEE, 352-358.
39. POZNANOVIC, J. D. 2004. Reconfigurable logic for low-power space systems. http://www.cs.colorado.edu/department/publications/theses/docs/bs/jeffrey poznanovic.pdf.
40. QinetiQ. Quixilica floating point cores. http://www.tekmicro.com/.
41. ROESLER, E. AND NELSON, B. E. 2002. Novel optimizations for hardware floating-point units in a modern FPGA architecture. In Proceedings of the 12th International Conference on Field- Programmable Logic and Applications. Springer, New York, 637-646.
42. SAHIN, I., GLOSTER, C. S., AND DOSS, C. 2000. Feasibility of floating-point arithmetic in reconfigurable computing systems. In Proceedings of the MAPLD International Conference.
43. SHIRAZI, N., WALTERS, A., AND ATHANAS, P. 1995. Quantitative analysis of floating point arithmetic on FPGA based custom computing machines. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. IEEE Computer Society, 155-162.
44. STRZODKA, R. AND GODDEKE, D. 2006. Pipelined mixed precision algorithms on FPGAs for fast and accurate PDE solvers from low precision components. In Proceedings of the 14th IEEE Symposium on Field-programmable Custom Computing Machines. IEEE Computer Society, 259-270. (Pubitemid 47159845)
45. THAKKAR, A. J. AND EJNIOUI, A. 2006. Pipelining of double precision floating point division and square root operations. In Proceedings of the 44th Annual Southeast Southeast Regional Conference. ACM, New York, 488-493. (Pubitemid 46733517)
46. UNDERWOOD, K. D. 2004. FPGAs vs. CPUs: Trends in peak floating-point performance. In Proceedings of the 12th International Symposium on Field Programmable Gate Arrays. ACM, New York, 171-180.
47. WANG, X., BRAGANZA, S., AND LEESER, M. 2006. Advanced components in the variable precision floating-point library. In Proceedings of the 14th IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society, 249-258. (Pubitemid 47159844)
48. WANG, X. AND LEESER, M. 2007a. FPGA-based systolic array implementation of QR decomposition using givens rotations. In Proceedings of the High Performance Embedded Computing Workshop (HPEC).
49. WANG, X. AND LEESER, M. 2007b. K-Means clustering for multispectral images using floatingpoint divide. In Proceedings of the 15th IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society.
50. WANG, X. AND NELSON, B. E. 2003. Tradeoffs of designing floating-point division and square root on virtex FPGAs. In Proceedings of the 11th IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society, 195-203.
51. WHITTON, K., HU, X. S., YI, C. X., AND CHEN, D. Z. 2006. An FPGA solution for radiation dose calculation. In Proceedings of the 14th IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society, 227-236. (Pubitemid 47159842)
52. XILINX. XILINX LogiCORE floating-point operator v3.0 product specification. http://www.xilinx.com/bvdocs/ipcenter/data sheet/floating point ds335.pdf.
53. ZHUO, L.,MORRIS, G. R., AND PRASANNA, V. K. 2005. Designing scalable FPGA-based reduction circuits using pipelined floating-point cores. In Proceedings of the 19th International Parallel and Distributed Processing Symposium.