A parameterizable SIMD stream processor

Canadian Conference on Electrical and Computer Engineering

Volumn 2005, Issue , 2005, Pages 806-811

  Munshi, Asad ^a   Wong, Alexander ^a   Clinton, Andrew ^a   Braganza, Sherman ^a   Bishop, William ^a   McCool, Michael ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

GPUs; SIMD; Stream processing

Indexed keywords

ARRAYS; COMPUTATIONAL METHODS; COMPUTER GRAPHICS; CRYPTOGRAPHY; DATA PROCESSING; MICROPROCESSOR CHIPS;

COMPUTATIONAL KERNELS; INSTRUCTION CONTROLLERS; MEMORY INTERFACES; STREAM PROCESSING;

PROGRAM PROCESSORS;

EID: 33751328102     PISSN: 08407789     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CCECE.2005.1557051     Document Type: Conference Paper

References (16)

1. U. J. Kapasi, W. J. Daily, S. Rixner, J. D. Owens, B. Khailany, "The Imagine Stream Processor," Proceedings of the International Conference on Computer Design, 2002, pp. 282-288.
2. N. Jayasena, M. Erez, J. H. Ahn, and W. J. Dally, "Stream Register Files with Indexed Access," Proceedings of the Tenth International Symposium on High Performance Computer Architecture (HPCA-2004), 2004.
3. U. J. Kapasi, W. J. Daily, S. Rixner, P. R. Mattson, J. D. Owens, and B. Khailany, "Efficient Conditional Operations for Data-Parallel Architectures," Proceedings of the 33rd Annual International Symposium on Microarchitecture, 2000, pp. 159-170.
4. S. Rixner, et al, "Register Organization for Media Processing," Proceedings of the Sixth Annual International Symposium on High-Performance Computer Architecture, 2000, pp. 375-386.
5. U. J. Kapasi, P. Mattson, W. J. Dally, J. D. Owens, B. Towles, "Stream Scheduling," Proceedings of the 3rd Workshop on Media and Streaming Processors, Dec. 2001, pp. 101-106.
6. K. Sankaralingam, S. W. Keckler, W. R. Mark, D. Burger, "Universal Mechanisms for Data-Parallel Architectures," Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, IEEE Computer Society, 2003, p. 303.
7. T. Aila, V. Miettinen, P. Nordlund, "Delay Streams for Graphics Hardware," ACM Transactions on Graphics (TOG), July 2003, pp. 792-800.
8. E. Lindholm, M. Kilgard, and H. Moreton, "A User-Programmable Vertex Engine," Proceedings of SIGGRAPH, 2001, pp. 149-158.
9. W. R. Mark, K. Proudfoot, "The F-Buffer: A Rasterization-Order FIFO Buffer for Multi-Pass Rendering," Proceedings of Graphics Hardware, Aug. 2001, pp. 57-64.
10. N. A. Carr, J. D. Hall, and J. C. Hart, "The Ray Engine," Proceedings of Graphics Hardware, Eurographics Association, Sep. 2002, pp. 37-46.
11. J. Fender and J. Rose, "A High-Speed Ray Tracing Engine Built on a Field-Programmable System," Proceedings of the IEEE International Conference on Field-Programmable Technology, Dec. 2003, pp. 188-195.
12. I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, P. Hanrahan, "Brook for GPUs: Stream Computing on Graphics Hardware," Proceedings of SIGGRAPH, 2004.
13. M. McCool, S. Du Toit, T. Popa, B. Chan, K. Moule, "Shader Algebra," ACM Transactions on Graphics (TOG), Aug. 2004, pp. 787-795.
14. M. McCool, Z. Qin, T. S. Popa, "Shader Metaprogramming," Proceedings of Graphics Hardware, Eurographics Association, Sep. 2002, pp. 57-68.
15. M. McCool, S. Du Toit, Metaprogramming GPUs with Sh, AK Peters Ltd., 2004.
16. Pavle Belanovic and Miriam Leeser, "A Library of Parameterized Floating Point Modules and Their Use" Proceedings of the 12th International Conference on Field Programmable Logic and Applications. Sep., 2002.