Advanced components in the variable precision floating-point library

Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006

Volumn , Issue , 2006, Pages 249-258

  Wang, Xiaojun ^a   Braganza, Sherman ^a   Leeser, Miriam ^a  

^a Northeastern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PARALLEL PROCESSING SYSTEMS; PRECISION ENGINEERING; PROGRAM PROCESSORS; SET THEORY;

CUSTOM DATAPATH; FLOATING-POINT DIVISION; FLOATING-POINT LIBRARY;

INTEGER PROGRAMMING;

EID: 34547396571     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2006.21     Document Type: Conference Paper

References (17)

1. P. Belanović and M. Leeser, "A library of parameterized floating-point modules and their use," in 12th International Conference on Field Programmable Logic, pp. 657-666, Sept. 2002.
2. B. Fagin and C. Renard, "Field programmable gate arrays and floating point arithmetic," IEEE Transactions on VLSI Systems, vol. 2, pp. 365-367, Sept. 1994.
3. N. Shirazi, A. Walters, and P. Athanas, "Quantitative analysis of floating point arithmetic on FPGA based custom computing machines," in IEEE Symposium on FPGAs for Custom Computing Machines, pp. 155-162, April 1995.
4. L. Louca, T. A. Cook, and W. H. Johnson, "Implementation of IEEE single precision floating point addition and multiplication on FPGAs," in IEEE Symposium on FPGAs for Custom Computing Machines, pp. 107-116, April 1996.
5. C. S. Gloster, Jr. and I. Sahin, "Floating-Point Modules Targeted for Use with RC Compilation Tools," in Earth Science Technology Conference, Aug. 2001.
6. J. Dido, N. Geraudie, et al., "A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs," in International Symposium on Field Programmable Gate Arrays, pp. 50-55, Feb. 2002.
7. E. Roesler and B. E. Nelson, "Novel optimizations for hardware floating-point units in a modern FPGA architecture," in 12th International Conference on Field-Programmable Logic, pp. 637-646, 2002.
8. X. Wang and B. E. Nelson, "Tradeoffs of designing floating-point division and square root on Virtex FPGAs," in 11th IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 195-203, April 2003.
9. S. Paschalakis and P. Lee, "Double precision floating-point arithmetic on FPGAs," in IEEE International Conference on Field-Programmable Technology, pp. 352-358, Dec. 2003.
10. K. D. Underwood, "FPGAs vs. CPUs: trends in peak floating-point performance," in 12th International Symposium on Field Programmable Gate Arrays, pp. 171-180, Feb. 2004.
11. Y. Dou, S. Vassiliadis, G. K. Kuzmanov, and G. N. Gaydadjiev, "64-bit floating-point FPGA matrix multiplication," in 13th International Symposium on Field-Programmable Gate Arrays, Feb. 2005.
12. Z. Luo and M. Martonosi, "Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques," in IEEE Transactions on Computers, vol. 49, pp. 208-218, March 2000.
13. "A VHDL library of parametrisable floating-point and LNS operators for FPGA." http://perso.ens-lyon.fr/jeremie.detrey/FPLibrary/.
14. A. A. Gaffar, O. Mencer, W. Luk, and P. Y. K. Cheung, "Unifying Bit-width Optimisation for Fixed-point and Floating-point Designs," in 12th IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 79-88, April 2004.
15. P. Hung, H. Fahmy, O. Mencer, and M. J. Flynn, "Fast division algorithm with a small lookup table," in 33rd Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1465-1468, May 1999.
16. M. D. Ercegovac, T. Lang, J.-M. Muller, and A. Tisserand, "Reciprocation, square root, inverse square root, and some elementary functions using small multipliers," IEEE Transactions on Computers, vol. 49, pp. 628-637, July 2000.
17. L. Zhuo, G. R. Morris, and V. K. Prasanna, "Designing scalable FPGA-based reduction circuits using pipelined floating-point cores," in 19th International Parallel and Distributed Processing Symposium, April 2005.