A VHDL library of LNS operators

Conference Record of the Asilomar Conference on Signals, Systems and Computers

Volumn 2, Issue , 2003, Pages 2227-2231

  Detrey, Jérémie ^a   De Dinechin, Florent ^a  

^a UNIVERSITÉ DE LYON   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; APPROXIMATION THEORY; COMPUTATIONAL METHODS; DIGITAL SIGNAL PROCESSING; ERROR ANALYSIS; MATHEMATICAL OPERATORS;

CRITICAL PATH; LOGARITHMIC NUMBER SYSTEM (LNS); SUBSTRACTION OPERATORS; SUBTRACTORS;

DIGITAL ARITHMETIC;

EID: 4143080579     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. M.G. Arnold. 21st century slide rules with logarithmic arithmetic: High-speed, low-cost, low-power alternative to fixed point arithmetic. In Online Symposium for Electronics Engineers (http://www.osee.net), February 2002.
2. M.G. Arnold, T.A. Bailey, J.R. Cowles, and J.J. Cupal. Redundant logarithmic number systems. In Ercegovac Avizienis and Swartzlander, editors, Proceedings of the 9th IEEE Symposium on Computer Arithmetic, pages 144-151. Santa Monica, September 1989. IEEE Computer Society Press.
3. J.N. Coleman and E.I Chester. Arithmetic on the european logarithmic microprocessor. IEEE Transactions on Computers, 49(7): 702-715, July 2000.
4. F. de Dinechin and A. Tisserand. Some improvements on multipartite table methods. In Neil Burgess and Luigi Ciminiera, editors, 15th IEEE Symposium on Computer Arithmetic, pages 128-135, Vail, Colorado, June 2001. Updated version of LIP research report 2000-38.
5. B. Lee and N. Burgess. Parameterisable floating-point operators on FPGAs. In 36th Asilomar Conference on Signals. Systems, and Computers, Pacific Grove, California, 2001.
6. B. Lee and N. Burgess. A dual-path logarithmic number system addition/subtraction scheme for FPGA. In Field-Programmable Logic and Applications, Lisbon, September 2003.
7. D.M. Lewis. 114 MFLOPS logarithmic number system arithmetic unit for DSP applications. IEEE Journal of Solid-State Circuits, 30(12):1547-1553, 1995.
8. D.M. Lewis and L.K. Yu. Algorithm design for a 30 bit integrated logarithmic processor. In Ercegovac Avizienis and Swartzlander. editors, Proceedings of the 9th IEEE Symposium on Computer Arithmetic, pages 192-199, Santa Monica, September 1989. IEEE Computer Society Press.
9. R. Matoušek, M. Tichý, Z. Pohl, J. Kadlec, C. Softley, and J.N. Coleman. Logarithmic number system and floating-point arithmetics on FPGA. In Field-Programmable Logic and Applications, pages 627-636, Montpellier, September 2002.