Modeling soft errors for data caches and alleviating their effects on data reliability

Microprocessors and Microsystems

Volumn 34, Issue 6, 2010, Pages 200-214

  Kadayif, Ismail ^a   Sen, Hande ^a   Koyuncu, Selcuk ^a  

^a ÇANAKKALE ONSEKIZ MART UNIVERSITY   (Turkey)

Author keywords

Data cache; Data integrity; Reliability; Soft error; Vulnerability factor

Indexed keywords

ARCHITECTURAL VULNERABILITY FACTOR; CACHE BLOCKS; CACHE MECHANISM; COMPUTING SYSTEM; DATA CACHE; DATA CACHES; DATA RELIABILITY; ENERGETIC PARTICLES; EXECUTION TIME; L2 CACHE; MEMORY HIERARCHY; PREFETCHING; SOFT ERROR; VULNERABLE PERIODS; WRITE-BACK;

DATA FLOW ANALYSIS; ERROR CORRECTION; MICROPROCESSOR CHIPS; RELIABILITY;

CACHE MEMORY;

EID: 77954204700     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2010.04.003     Document Type: Article

References (43)

1. SimpleScalar toolset. < http://www.simplescalar.com >.
2. SPEC2000 Benchmark. < http://www.spec.org >.
3. A. Biswas, P. Racunas, R. Cheveresan, J. Emer, S.S. Mukherjee, R. Rangan, Computing architectural vulnerability factors for address-based structures, in: Proceedings of the International Symposium on Computer Architecture, 2005, pp. 532-543.
4. T. Calin, M. Nicolaidis, and R. Velazco Upset hardened memory design for submicron CMOS technology IEEE Transactions on Nuclear Science 43 6 1996 2874 2878
5. E.H. Cannon, D.D. Reinhardt, P.S. Makowenskyj, SRAM SER in 90, 130 and 180 nm bulk and SOI technologies, in: Proceedings of the International Reliability Physics Symposium, 2004, pp. 300-304.
6. C. Carmichael Triple module redundancy design techniques for virtex FPGAs Xilinx Application Notes 197 v1.0.1 2006 1 37
7. C.L. Chen, and M.Y. Hsiao Error-correcting Codes for Semiconductor Memory Applications: A State of the Art Review second ed. Reliable Computer Systems - Design and Evaluation 1992 Digital Press pp. 771-786
8. V. Degalahal, L. Li, V. Narayanan, M. Kandemir, and M.J. Irwin Soft errors issues in low-power caches IEEE Transactions on Very Large Scale Integration Systems 13 10 2005 1157 1166
9. O. Ergin, O. Unsal, X. Vera, and A. Gonzalez Exploiting narrow values for soft error tolerance IEEE Computer Architecture Letters 5 2 2006 45 48
10. B.T. Gold, M. Ferdman, B. Falsafi, K. Mai, Mitigating multi-bit soft errors in L1 caches using last-store prediction, in: Proceedings of the Workshop on Architectural Support for Gigascale Integration, 2007.
11. M. Gomaa, C. Scarbrough, T.N. Vijaykumar, I. Pomeranz, Transient-fault recovery for chip multiprocessors, in: Proceedings of the International Symposium on Computer Architecture, 2003, pp. 98-109.
12. M.A. Gomaa, T.N. Vijaykumar, Opportunistic transient-fault detection, in: Proceedings of the International Symposium on Computer Architecture, 2005, pp. 172-183.
13. S. Hareland, J. Maiz, M. Alavi, K. Mistry, S. Walstra, C. Dai, Impact of CMOS scaling and SOI on soft error rates of logic processes, in: Proceedings of the Symposium on VLSI Technology, Digest of Technical Papers, 2001, pp. 73-74.
14. F. Irom, F.F. Farmamesh, A.H. Johnson, G.M. Swift, and D.G. Millward Single-event upset in commercial silicon-on-insulator PowerPC microprocessors IEEE Transactions on Nuclear Science 49 6 2002 3148 3155
15. I. Kadayif, M. Kandemir, Modeling and improving data cache reliability, in: Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, 2007, pp. 1-12.
16. T. Karnik, B. Bloechel, K. Soumyanath, V. De, S. Borkar, Scaling trends of cosmic rays induced soft errors in static latches beyond 0.18 μm, in: Proceedings of Symposium on VLSI Circuits Digest of Technical Papers, 2001, pp. 61-62.
17. T. Karnik, P. Hazucha, and J. Patel Characterization of soft errors caused by single event upsets in CMOS processes IEEE Transactions on Dependable and Secure Computing 1 2 2004 128 143
18. S. Kaxiras, Z. Hu, M. Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, in: Proceedings of the International Symposium on Computer Architecture, 2001, pp. 240-251. (Pubitemid 32825409)
19. S. Kim, A.K. Somani, Soft error sensitivity characterization for microprocessor dependability enhancement strategy, in: Proceedings of the International Conference on Dependable Systems and Networks, 2002, pp. 416-425.
20. J. Kim, N. Hardavellas, K. Mai, B. Falsafi, James Hoe, Multi-bit error tolerant caches using two-dimensional error coding, in: Proceedings of the IEEE/ACM International Symposium on Microarchitecture, 2007, pp. 197-209.
21. P. Kongetira, K. Aingaran, and K. Olukotun Niagara: a 32-way multithreaded Sparc processor IEEE Micro 25 2 2005 21 29
22. S. Kumar, A. Aggarwal, Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors, in: Proceedings of the International Symposium on High-performance Computer Architecture, 2006, pp. 212-221.
23. H.H.S. Lee, G.S. Tyson, M.K. Farrens, Eager writeback - a technique for improving bandwidth utilization, in: Proceedings of the IEEE/ACM International Symposium on Microarchitecture, 2000, pp. 11-21.
24. L. Li, V. Degalahal, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, Soft error and energy consumption interactions: a data cache perspective, in: Proceedings of the International Symposium on Low Power Electronics and Design, 2004, pp. 132-137.
25. X. Li, S.V. Adve, P. Bose, J.A. Rivers, SoftArch: an architecture-level tool for modeling and analyzing soft errors, in: Proceedings of the International Conference on Dependable Systems and Networks, 2005, pp. 496-505.
26. S.S. Mukherjee, C. Weaver, J. Emer, S.K. Reinhardt, T. Austin, A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor, in: Proceedings of the IEEE/ACM International Symposium on Microarchitecture, 2003, pp. 29-42.
27. S.S. Mukherjee, J. Emer, S.K. Reinhardt, The soft error problem: an architectural perspective, in: Proceedings of the International Symposium on High-performance Computer Architecture, 2005, pp. 243-247.
28. H.T. Nguyen, Y. Yagil, A systematic approach to SER estimation and solutions, in: Proceedings of the IEEE International Reliability Physics Symposium, 2003, pp. 60-70.
29. D.K. Pradhan Fault-tolerant Computer System Design second print 2003 Computer Science Press
30. K. Osada, K. Yamaguchi, Y. Saitoh, and T. Kawahara SRAM immunity to cosmic-ray-induced multierrors based on analysis of an induced parasitic bipolar effect IEEE Journal of Solid-State Circuits 39 5 2004 827 833
31. N. Quach High availability and reliability in the Itanium processor IEEE Micro 20 5 2000 61 69
32. J. Ray, J. Hoe, B. Falsafi, Dual use of superscalar datapath for transient-fault detection and recovery, in: Proceedings of the IEEE/ACM International Symposium on Microarchitecture, 2001, pp. 214-224.
33. S.K. Reinhardt, S.S. Mukherjee, Transient fault detection via simultaneous multithreading, in: Proceedings of the International Symposium on Computer Architecture, 2000, pp. 25-36.
34. T. Sherwood, E. Perelman, B. Calder, Basic block distribution analysis to find periodic behavior and simulation points in applications, in: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2001, pp. 3-14.
35. P. Shivakumar, M. Kistler, S.W. Keckler, D. Burger, L. Alvisi, Modeling the effect of technology trends on the soft error rate of combinational logic, in: Proceedings of International Conference on Dependable Systems and Networks, 2002, pp. 389-398.
36. C.W. Slayman Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations IEEE Transactions on Device and Materials Reliability 5 3 2005 397 404
37. V. Sridharan, H. Asadi, M.B. Tahoori, and D. Kaeli Reducing data cache susceptibility to soft errors IEEE Transactions on Dependable and Secure Computing 3 4 2006 353 364
38. T.N. Vijaykumar, I. Pomeranz, K. Cheng, Transient-fault recovery using simultaneous multithreading, in: Proceedings of International Symposium on Computer Architecture, 2002, pp. 87-98.
39. N.J. Wang, J. Quek, T.M. Rafacz, S.J. Patel, Characterizing the effects of transient faults on a high-performance processor pipeline, in: Proceedings of the International Conference on Dependable Systems and Networks, 2004, pp. 61-70.
40. S. Wang, J. Hu, S.G. Ziavras, On the characterization of data cache vulnerability in high-performance embedded microprocessors, in: Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, 2006, pp. 14-20.
41. C. Weaver, J. Emer, S.S. Mukherjee, S.K. Reinhardt, Techniques to reduce the soft error rate of a high performance microprocessor, in: Proceedings of the International Symposium on Computer Architecture, 2004, pp. 264-275.
42. F. Wrobel, J.-M. Palau, M.-C. Calvet, O. Bersillon, and H. Duarte Simulation of nucleon-induced nuclear reactions in a simplified SRAM structure: scaling effects on SEU and MBU cross sections IEEE Transactions on Nuclear Science 48 6 2001 1946 1952
43. J.F. Ziegler Terrestrial cosmic rays IBM Journal of Research and Development 40 1 1996 19 39