Modeling and improving data cache reliability

Performance Evaluation Review

Volumn 35, Issue 1, 2007, Pages 1-12

  Kadayif, Ismail ^a   Kandemir, Mahmut ^b  

^a ÇANAKKALE ONSEKIZ MART UNIVERSITY   (Turkey)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

Data caches; Data integrity; Reliability; Soft errors; Vulnerability factors

Indexed keywords

COMPUTER PROGRAMMING; DATA STORAGE EQUIPMENT; PROBLEM SOLVING; SOFTWARE DESIGN; SOFTWARE TESTING;

ARCHITECTURAL SCHEMES; COMPUTING SYSTEMS; INVALIDATES CACHE BLOCKS; L1 DATA CACHES;

SOFTWARE RELIABILITY;

EID: 36448987927     PISSN: 01635999     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1254882.1254884     Document Type: Conference Paper

References (32)

1. SimpleScalar toolset, http://www.simplescalar.com
2. SPEC 2000 Benchmark. http://www.spec.org
3. T. Calin, M. Nicolaidis, and R. Velazco. Upset hardened memory design for submicron CMOS technology. IEEE Trans. on Nuclear Science, 43(6), Dec. 1996.
4. E. H. Cannon, D. D. Reinhardt, and P. S. Makowenskyj. SRAM SER in 90, 130 and 180nm Bulk and SOI Technologies. Int. Rel. Phys. Symp., Apr. 2004.
5. C. Carmichael. Triple module redundancy design techniques for virtex FPGAs. Xilinx Aplication Notes 197, v1.0, Nov. 2001.
6. C. L. Chen and M. Y. Hsiao. Error-correcting codes for semiconductor memory applications: a state of the art review. Reliable Computer Systems - Design and Evaluation, Digital Press, 2nd Ed., pp. 771-786, 1992.
7. V. Degalahal, N. Vijaykrishnan, and M. J. Irwin. Analyzing soft errors in leakage optimized SRAM design. VLSI Design Conference, Jan. 2003.
8. V. Degalahal, L. Li, V. Narayanan, M. Kandemir, and M. J. Irwin. Soft errors issues in low-power caches. IEEE Trans. on Very Large Scale Integ. Sys., 13(10):1157-1166, Oct. 2005.
9. M. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. Transient-fault recovery for chip multiprocessors. Int. Symp. on Comp. Arch., 2003.
10. M. A. Gomaa and T. N. Vijaykumar. Opportunistic transient-fault detection. Int. Symp. on Comp. Arch., June 2005.
11. S. Hareland, J. Maiz, M. Alavi, K. Mistry, S. Walstra, and C. Dai. Impact of CMOS scaling and SOI on soft error rates of logic processes. VLSI Technology Digest of Technical Papers, 2001.
12. F. Irom, F. F. Farmamesh, A. H. Johnson, G. M. Swift, and D. G. Millward. Single-event upset in commercial silicon-on-insulator PowerPC microprocessors. IEEE Trans, on Nucl. Svi., 49(6), Dec. 2002.
13. T. Karnik, B. Bloechel, K. Soumyanath, V. De, and S. Borkar. Scaling trends of cosmic rays induced soft errors in static latches beyond 0.18μ. Symp. on VLSI Circuits Digest of Technical Papers, 2001.
14. T. Karnik, P. Hazucha, and J. Patel. Characterization of soft errors caused by single event upsets in CMOS processes. IEEE Trans. on Dep. and Sec. Comp, 1(2):128-143, June 2004.
15. S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: exploiting generational behavior to reduce cache leakage power. Int. Symp. on Comp. Arch., 2001.
16. S. Kim and A. K. Somani. Soft error sensitivity characterization for microprocessor dependability enhancement strategy. Int. Conf. on Dep. Sys. and Net., 2002.
17. S. Kumar and A. Aggarwal. Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors. Int. Symp. on High-Per. Comp. Arch., 2006.
18. H. H. S. Lee, G. S. Tyson, and M. K. Farrens. Eager writeback -a technique for improving bandwidth utilization. Int. Symp. on Micro., 2000.
19. X. Li, S. V. Adve, P. Bose, and J. A. Rivers. SoftArch: an architecture-level tool for modeling and analyzing soft errors. Dependable Systems and Networks, 2005.
20. S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. Int. Symp. on Micro., Dec. 2003.
21. S. S. Mukherjee, J. Emer, and S. K. Reinhardt. The soft error problem: an architectural perspective. Int. Symp. on High-Perf. Comp. Arch., 2005.
22. H. T. Nguyen and Y. Yagil. A systematic approach to SER estimation and solutions. IEEE Int. Rel. Phys. Symp., 2003.
23. D. K. Pradhan. Fault-tolerant computer system design. Computer Science Press, Second Print, 2003.
24. J. Ray, J. Hoe, and B. Falsafi. Dual use of superscalar datapath for transient-fault detection and recovery. Int. Symp. on Micro., 2001.
25. S. K. Reinhardt and S. S. Mukherjee. Transient fault detection via simultaneous multithreading. Int. Symp. on Comp. Arch., June 2000.
26. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. Modeling the effect of technology trends on the soft error rate of combinational logic. Int. Conf. on Dep. Sys. and Net., June 2002.
27. V. Sridharan, H. Asadi, M. B. Tahoori, and D. Kaeli. Reducing data cache susceptibility to soft errors. IEEE Trans, on Dep. and Sec. Comp., 3(4): 353-364, 2006.
28. T. Vijaykumar, I. Pomeranz, and K. Cheng. Transient-fault recovery using simultaneous multithreading. Int. Conf. on Comp. Arch., 2002.
29. N. Wang and S. Patel. Modeling the effect of transient errors on high performance microprocessors. Center for Circuits, Systems, and Software, March 2003.
30. N. J. Wang, J. Quek, T. M. Rafacz, and S. J. Patel. Characterizing the effects of transient faults on a high-performance processor pipeline. Int. Conf. on Dep. Sys. and Net., 2004.
31. C. Weaver, J. Emer, S. S. Mukherjee, and S. K. Reinhardt. Techniques to reduce the soft error rate of a high performance microprocessor. Int. Symp. on Comp. Arch., 2004.
32. J. F. Ziegler. Terrestrial cosmic rays. IBM Journal of Research and Development, 40(1):19-39, Jan. 1996.