Dual use of superscalar datapath for transient-fault detection and recovery

Proceedings of the Annual International Symposium on Microarchitecture

Volumn , Issue , 2001, Pages 214-224

  Ray, Joydeep ^a   Hoe, James C ^a   Falsafi, Babak ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; COMPUTER SYSTEM RECOVERY; DATA FLOW ANALYSIS; FAULT TOLERANT COMPUTER SYSTEMS;

SUPERSCALAR DATAPATHS;

MICROPROCESSOR CHIPS;

EID: 0035691556     PISSN: 10724451     EISSN: None     Source Type: Journal    
DOI: 10.1109/MICRO.2001.991120     Document Type: Article

References (22)

1. Self-checking circuits versus realistic faults in very deep submicron
2. DIVA: A reliable substrate for deep submicron microarchitecture design
3. Design challenges of technology scaling
4. Single event effects in static and dynamic registers in a 0.25 μm CMOS technology
5. Deep-submicron microprocessor design issues
6. A study of time redundant fault tolerant techniques for superscalar processors
7. Building-in reliability: Soft errors - A case study
8. A new physical mechanism for soft errors in dynamic memories
9. Designing high-performance and reliable superscalar architectures: The out of order reliable superscalar (O3RS) approach
10. Single event upset at ground level
11. Concurrent error detection in ALU's by recomputing with shifted operands
12. Transient fault detection via simultaneous multithreading
13. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors
14. IBM's S/390 G5 microprocessor design
15. Instruction issue logic for high-performance interruptible, multiple functional unit, pipelined computers
16. Slipstream processors: Improving both performance and fault tolerance
17. Simultaneous multithreading: Maximizing on-chip performance
18. Effect of cosmic rays on computer machines
19. IBM's experiments in soft fails in computer