Transient-fault recovery using simultaneous multithreading

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2002, Pages 87-98

  Vijaykumar, T N ^a   Pomeranz, Irith ^a   Cheng, Karl ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER ARCHITECTURE; FAULT TOLERANT COMPUTER SYSTEMS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; TRANSIENTS; TRIGGER CIRCUITS;

DEPENDENCE-BASED CHECKING ELISION (DBCE); REGISTER VALUE QUEUES (RVQ);

COMPUTER SYSTEM RECOVERY;

EID: 0036290674     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. DIVA: A reliable substrate for deep-submicron microarchitecture design
2. Low cost concurrent error detection in a VLIW architecture using replicated instructions
3. Concurrent error detection using watchdog processors - A survey
4. Detailed design and evaluation of redundant multithreading alternatives
5. Concurrent error detection on ALU's by recomputing with shifted operands
6. Dual use of superscalar datapath for transient-fault detection and recovery
7. Transient-fault detection via simultaneous multithreading
8. Fault detection capabilities of alternating logic
9. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors
10. IBM's S/390 G5 microprocessor design
11. A study of time-redundant fault tolerance techniques for high-performance, pipelined computers
12. Slip-stream processors: Improving both performance and fault-tolerance
13. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor
14. Simultaneous multithreading: Maximizing on-chip parallelism