Efficient reverse converter designs for the new 4-moduli sets {2 n-1, 2n, 2n + 1, 22n + 1-1} and {2n-1, 2n + 1, 22n, 22n +1} based on new CRTs

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 4, 2010, Pages 823-835

  Molahosseini, Amir Sabbagh ^a   Navi, Keivan ^b   Dadkhah, Chitra ^c   Kavehei, Omid ^d   Timarchi, Somayeh ^b  

^a ISLAMIC AZAD UNIVERSITY   (Iran)

^b SHAHID BEHESHTI UNIVERSITY   (Iran)

^c K N TOOSI UNIVERSITY OF TECHNOLOGY   (Iran)

^d UNIVERSITY OF ADELAIDE   (Australia)

Author keywords

Computer arithmetic; New Chinese remainder theorems (New CRTs); Residue arithmetic; Residue number system (RNS); Reverse converter

Indexed keywords

CHINESE REMAINDER THEOREM; COMPUTER ARITHMETIC; RESIDUE ARITHMETIC; RESIDUE NUMBER SYSTEM; REVERSE CONVERTERS;

FLUORESCENT SCREENS;

EID: 77951025493     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2026681     Document Type: Article

References (33)

1. T. Stouratitis and V. Paliouras, "Considering the alternatives in lowpower design," IEEE Circuits Devices, vol.7, pp. 23-29, 2001.
2. B. Parhami, Computer Arithmetic: Algorithms and Hardware Design. Oxford, U.K.: Oxford Univ. Press, 2000.
3. P. V. A. Mohan, Residue Number Systems: Algorithms and Architectures. Norwell, MA: Kluwer, 2002.
4. M. A. Soderstrand et al., Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. Piscataway, NJ: IEEE Press, 1986.
5. G. C. Cardarilli, A. Nannarelli, and M. Re, "Residue number system for low-power DSP applications," in Proc. 41nd Asilomar Conf. Signals, Syst., Comput., 2007, pp. 1412-1416.
6. W. K. Jenkins and B. J. Leon, "The use of residue number systems in the design of finite impulse response digital filters," IEEE Trans. Circuits Syst., vol.CAS-24, no.4, pp. 191-201, Apr. 1977.
7. R. Conway and J. Nelson, "Improved RNS FIR filter architectures," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.51, no.1, pp. 26-28, Jan. 2004.
8. W. Wang, M. N. S. Swamy, and M. O. Ahmad, "RNS application for digital image processing," in Proc. 4th IEEE Int. Workshop System-on- Chip for Real Time Appl., 2004, pp. 77-80.
9. V. T. Goh and M. U. Siddiqi, "Multiple error detection and correction based on redundant residue number systems," IEEE Trans. Commun., vol.56, no.3, pp. 325-330, Mar. 2008.
10. S. Timarchi and K. Navi, "Efficient class of redundant residue number system," in Proc. IEEE Int. Symp. Intell. Signal Process., 2007, pp. 1-6.
11. W. Wang, M. N. S. Swamy, and M. O. Ahmad, "Moduli selection in RNS for efficient VLSI implementation," in Proc. IEEE Int. Symp. Circuits Syst., 2003, pp. 25-28.
12. Y. Wang, "Residue-to-binary converters based on new Chinese remainder theorems," IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol.47, no.3, pp. 197-205, Mar. 2000. (Pubitemid 30582753)
13. n + 1)," IEEE Trans. Signal Process., vol.50, no.7, pp. 1772-1779, Jul. 2002. (Pubitemid 34882695)
14. W.Wang, M. N. S. Swamy,M.O. Ahmad, and Y.Wang, "A high-speed residue-to-binary converter and a scheme of its VLSI implementation," IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol.47, no.12, pp. 1576-1581, Dec. 2000.
15. n + 1)," Elsevier J. Syst. Architect., vol.49, pp. 53-58, 2003.
16. n - 1}," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.54, no.9, pp. 775-779, Sep. 2007.
17. n+1 + 1}," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.6, pp. 1245-1254, Jun. 2007.
18. n+1 - 1}," IEICE Electron. Exp., vol.5, no.17, pp. 672-677, 2008.
19. n-1 - 1}," Proc. IEE Comput. Digit. Tech., vol.152, pp. 687-696, 2005. (Pubitemid 41328886)
20. n-1 - 1}," Elsevier J. Electron. Commun.(AEU), vol.62, no.9, pp. 643-658, 2008.
21. 2n + 1} based on the new Chinese remainder theorem," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.50, no.10, pp. 1296-1303, 2003.
22. A. Hariri, K. Navi, and R. Rastegar, "A newhigh dynamic range moduli set with efficient reverse converter," Elsevier J. Comput. Math. With Appl., vol.55, no.4, pp. 660-668, 2008.
23. A. A. Hiasat, "VLSI implementation of new arithmetic residue to binary decoders," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.13, no.1, pp. 153-158, Jan. 2005.
24. B. Cao, C. H. Chang, and T. Srikanthan, "A residue-to-binary converter for a new five-moduli set," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.5, pp. 1041-1049, May 2007. (Pubitemid 46778099)
25. 2n+1 - 3} based on new CRT II," Elsevier J. Inf. Sci., vol.178, no.1, pp. 264-279, 2008. (Pubitemid 47531779)
26. F. J. Taylor, "Residue arithmetic: A tutorial with examples," IEEE Computer, vol.17, pp. 50-62, 1984.
27. A. S. Molahosseini, K. Navi, O. Hashemipour, and A. Jalali, "An efficient architecture for designing reverse converters based on a general three-moduli set," Elsevier J. Syst. Architect., vol.54, no.10, pp. 929-934, 2008.
28. S. J. Piestrak, "Design of residue generators and multioperand modular adders using carry-save adders," IEEE Trans. Comput., vol.423, no.1, pp. 68-77, Jan. 1994.
29. S. J. Piestrak, "A high speed realization of a residue to binary converter," IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol.42, no.10, pp. 661-663, Oct. 1995.
30. n - 1 adders," IEEE Trans. Comput., vol.49, no.7, pp. 673-679, Jul. 2000.
31. n + 1 adder," IEEE Trans. Comput., vol.53, no.9, pp. 1211-1216, Sep. 2004.
32. R. A. Patel, M. Benaissa, N. Powell, and S. Boussakta, "Novel power-delay-area-efficient approach to generic modular addition," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, pp. 1279-1292, 2007. (Pubitemid 46971533)
33. A. A. Hiasat, "High-speed and reduced area modular adder structures for RNS," IEEE Trans. Comput., vol.51, no.1, pp. 84-89, Jan. 2002.