Moduli selection in RNS for efficient VLSI implementation

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 4, Issue , 2003, Pages

  Wang, Wei ^a   Swamy, M N S ^b   Ahmad, M O ^b  

^a UNIVERSITY OF WESTERN ONTARIO   (Canada)

^b Civil and Environmental Engineering   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DIGITAL ARITHMETIC; ELECTRIC CONVERTERS; NUMBERING SYSTEMS; THEOREM PROVING;

MODULI SELECTION;

VLSI CIRCUITS;

EID: 17644437134     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien, and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. New York: IEEE Press, 1986.
2. B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford: Oxford University Press, 2000.
3. W. K. Jenkins and B. J. Leon, "The use of residue number systems in the design of finite impulse response digital filter," IEEE Transactions on Circuits and Systems, vol. CAS-24, pp. 191-201, April 1977.
4. Wei Wang, M.N.S. Swamy, M. O. Ahmad and Yuke Wang, "A study of residue-to-binary converters for three-moduli sets," to appear in IEEE Transactions on Circuits and Systems I.
5. Wei Wang, M.N.S. Swamy, and M.O. Ahmad, "An efficient residue-to-binary converter", in Proceedings of the IEEE Midwest Circuits and Systems Conference, Lansing, MI, USA, pp.904-907, Aug. 2000.
6. Wei Wang, M.N.S. Swamy, M.O. Ahmad, and Yuke Wang, "A high-speed residue-to-binary converter for three-moduli RNS and a scheme of its VLSI implementation," IEEE Trans. on Circuits and Systems II, vol. 47, pp. 1576-1581, Dec. 2000.
7. A.A. Hiasat, "High-speed and reduced-area modular adder structures for RNS," IEEE Trans. on Computers, vol. 51, pp. 84-89, Jan. 2002.
8. n + 1) multiplication", IEEE Transactions on Computers, vol. 47, no. 3, pp. 333-337, Mar. 1998.
9. A. Garcia, U. Meyer-Base, A. Lloris, and F. J. Taylor, "RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic," in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 486-489, May/June 1999.
10. n + 1)," IEEE Transactions on Signal Processing, vol. 50, pp. 1772-1779, July 2002.