An efficient architecture for designing reverse converters based on a general three-moduli set

Journal of Systems Architecture

Volumn 54, Issue 10, 2008, Pages 929-934

  Molahosseini, Amir Sabbagh ^a   Navi, Keivan ^a   Hashemipour, Omid ^a   Jalali, Ali ^a  

^a SHAHID BEHESHTI UNIVERSITY   (Iran)

Author keywords

Computer arithmetic; New chinese remainder theorem 1 (New CRT I); Residue number system (RNS); Residue to binary converter; Reverse converter

Indexed keywords

COMPUTER ARITHMETIC; EFFICIENT ARCHITECTURE; HIGH SPEEDS; NEW CHINESE REMAINDER THEOREM 1 (NEW CRT-I); RESIDUE NUMBER SYSTEM (RNS); RESIDUE TO BINARY CONVERTER; REVERSE CONVERTER; REVERSE CONVERTERS; THREE-MODULI SET;

EID: 49749114851     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2008.03.006     Document Type: Article

References (22)

1. Parhami B. Computer Arithmetic: Algorithms and Hardware Design (2000), Oxford University Press
2. Stouratitis T., and Paliouras V. Considering the alternatives in lowpower design. IEEE Circuits and Devices (2001) 23-29
3. n}. Proceedings of the International Conference on Electrical Engineering (2007), IEEE, Pakistan 1-6
4. Hosseinzadeh M., and Navi K. A new moduli set for residue number system in ternary valued logic. Journal of Applied Sciences 7 23 (2007) 3729-3735
5. Wang W., Swamy M.N.S., and Ahmad M.O. Moduli selection in RNS for efficient VLSI implementation. Proceedings of the International Symposium on Circuits and Systems vol. 4 (2003), IEEE, Bangkok 512-515
6. Wang Y. Residue-to-binary converters based on new Chinese remainder theorems. IEEE Transactions on Circuits and Systems II 47 3 (2000) 197-205
7. Hosseinzadeh M., Sabbagh A., and Navi K. A fully parallel reverse converter. International Journal of Electrical, Computer, and Systems Engineering 1 3 (2007) 183-187
8. Jenkins W.K., and Leon B.J. The use of residue number systems in the design of finite impulse response digital filters. IEEE Transactions on Circuits and Systems 24 (1977) 191-201
9. n + 1). IEEE Transactions on Signal Processing 50 7 (2002) 1772-1779
10. k-1 - 1). IEEE Transactions on Circuits and Systems II 45 2 (1998) 204-208
11. Wang W., Swamy M.N.S., Ahmad M.O., and Wang Y. A high-speed residue-to-binary converter and a scheme of its VLSI implementation. IEEE Transactions on Circuits and Systems II 47 (2000) 1576-1581
12. Wang W., Swamy M.N.S., Ahmad M.O., and Wang Y. A study of the residue-to-binary converters for the three-moduli sets. IEEE Transactions on Circuits and Systems I 50 2 (2003) 235-243
13. n + 1). International Elsevier Journal of Systems Architecture 49 (2003) 53-58
14. 2n + 1} based on the new Chinese remainder theorem. IEEE Transactions on Circuits and Systems I 50 10 (2003) 1296-1303
15. Hiasat A.A. VLSI implementation of new arithmetic residue to binary decoders. IEEE Transactions on VLSI Systems 13 1 (2005) 153-158
16. Hariri A., Navi K., and Rastegar R. A new high dynamic range moduli set with efficient reverse converter. International Elsevier Journal of Computers and Mathematics with Applications 55 4 (2008) 660-668
17. 2n+1 - 3). International Elsevier Journal of Information Sciences 178 1 (2008) 264-279
18. Guan B., and Jones E.V. Fast conversion between binary and residue numbers. Electronics Letters 24 19 (1988) 1195-1197
19. Piestrak S.J. Design of residue generators and multioperand modular adders using carry-save adders. IEEE Transactions on Computers 423 1 (1994) 68-77
20. n - 1 adders. IEEE Transactions on Computers 49 7 (2000) 673-679
21. n ± 1) addition and multiplication. Proceedings of the 14th Symposium on Computer Arithmetic (1999), IEEE, Adelaide 158-167
22. n-2 + 1) addition: a new class of adder for RNS. IEEE Transactions on Computers 56 4 (2007) 572-576