Residue-to-binary converters based on New Chinese Remainder Theorems

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 47, Issue 3, 2000, Pages 197-205

  Wang, Yuke ^a  

^a Florida Atlantic Univ   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; ALGORITHMS; COMPUTATIONAL METHODS; DIGITAL SIGNAL PROCESSING; MULTIPLYING CIRCUITS; NUMBER THEORY;

MIXED RADIX CONVERSION METHOD; RESIDUE NUMBER SYSTEM; RESIDUE-TO-BINARY CONVERTERS;

DIGITAL ARITHMETIC;

EID: 0033905449     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.826745     Document Type: Article

References (47)

1. M. R. Schroeder, Number Theory in Science and Communication. Berlin, Germany: Springer-Verlag, 1984.
2. H. Krishna, B. Krishna, K. Y. Lin, and J. D. Sun, Computational Number Theory and Digital Signal Processing: Fast Algorithms and Error Control Techniques. Boca Raton, FL: CRC , 1994.
3. K. Y. Lin, B. Krishna, and H. Krishna, "Rings, fields, the Chinese remainder theorem and an extension-Part I: Theory," IEEE Trans. Circuits Syst. II, vol. 41, pp. 641-655, Oct. 1994.
4. P. W. Beame, S. A. Cook, and H. J. Hoover, "Log depth circuits for division and related problems," SIAMJ. Comput., vol. 15, pp. 994-1003, 1986.
5. T. Leighton, Introduction to Parallel Algorithms and Architectures: Array, Trees, Hypercubes. San Mateo, CA: Morgan Kaufmann, 1992.
6. R. Rivest, A. Shamir, and L. Adleman, "A method for obtaining digital signatures and public-key cryptoSystems," Commun. ACM, pp. 120-126, 1978.
7. C. Chiang and L. Johnsson, "Residue arithmetic and VLSI," Proc. IEEE ICCD, pp. 80-83, 1983.
8. D. K. Banerji, "On the use of residue arithmetic for computation," IEEE Trans. Comput., vol. C-21, pp. 1315-1317, Dec. 1974.
9. I. Koren, Computer Arithmetic Algorithms. Englewood Cliffs, NJ: Prentice-Hall, 1993.
10. N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Application to Computer Technology. New York: McGraw-Hill, 1967.
11. F. J. Taylor, "Residue arithmetic: A tutorial with examples," IEEE Comput., vol. C-17, pp. 50-62, May 1984.
12. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien, and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Signal Processing. New York: IEEE Press, 1986.
13. G. Dimauro, S. Impdedovo, and G. Pirlo, "A new technique for fast number comparison in the residue number systems," IEEE Trans. Comput., vol. 42, pp. 608-612, May 1993.
14. M. Lu and J. Chiang, "A novel division algorithm for the residue number system," IEEE Trans. Comput., vol. 41, pp. 1026-1032, Aug. 1992.
15. Y Wang, X.Song, and M. Aboulhamid, "Near-optimal residue to binary converter for the moduli," presented at the 8th Great Lakes Symp. VLSI, Lafayette, LA, Feb. 1998.
16. Y Wang, M. N. Swamy, and O. Ahmad, "Three number moduli sets based residue number systems," presented at the 1998 IEEE Int. Symp. Circuits and Systems, Monterey, CA, May 31-June 3 1998.
17. F. Pourbigharaz and H. Yassine, "A signed-digit architecture for residue to binary transformation," IEEE Trans. Comput., vol. 46, pp. 1146-1150, Oct. 1997.
18. D. Gallaher, F. Petry, and P. Srinivasan, "The digital parallel method for fast RNS to weighted number system conversion for specific moduli," IEEE Trans. Circuits Syst. II, vol. 44, pp. 53-57, Jan. 1997.
19. Y Wang and M. Abd-el-barr, "A new algorithm for RNS decoding," IEEE Trans. Circuits Syst. I, vol. 43, pp. 998-1001, Dec. 1996.
20. S. Piestrak, "A high-speed realization of a residue to binary number system converter," IEEE Trans. Circuits Syst. II, vol. 42, pp. 661-663, Oct. 1995.
21. A. Premkumar, "An RNS to binary converter in a three moduli set with common factors," IEEE Trans. Circuits Syst. II, vol. 42, pp. 298-301, Apr. 1995.
22. B. Vinnakota and V V Rao, "Fast conversion techniques for binary-residue number systems," IEEE Trans. Circuits Syst. I, vol. 41, pp. 927-929, Dec. 1994.
23. F. Barsi and M. Pinotti, "A fully parallel algorithm for residue to binary conversion," IPL, pp. 1-8, 1994.
24. G. Alia and E. Martinelli, "On the lower bound to the VLSI complexity of number conversion from weighted to residue representation," IEEE Trans. Comput., vol. 42, pp. 962-967, 1993.
25. C. N. Zhang, B. Shirazi, and D. Yun, "An efficient algorithm and parallel implementations for binary and residue number systems," J. Symbolic Computation, vol. 15, pp. 451-462, 1993.
26. A. Premkumar, "An RNS to binary converter in 2ra + 1, 2ra, 2ra -1 moduli set," IEEE Trans. Circuits Syst., vol. 39, pp. 480182, 1992.
27. K. Elleithy and M. Bayoumi, "Fast and flexible architectures for RNS arithmetic decoding," IEEE Trans. Circuits Syst., vol. 39, pp. 226-235, Apr. 1992.
28. J. Kim, K. Park, and H. Lee, "Efficient residue-to-binary conversion technique with rounding error compensation," IEEE Trans. Circuits Syst., vol. 38, pp. 315-317, Mar. 1991.
29. S. Meehan, S. O'neil, and J. Vaccaro, "An universal input and output RNS converter," IEEE Trans. Circuits Syst., vol. 37, pp. 799-803, 1990.
30. G. Alia and E. Martinelli, "VLSI binary-to-residue converters for pipelined processing," The Comput. ]., vol. 33, no. 5, pp. 473-475, 1990.
31. C. N. Zhang, B. Shirazi, and D. Yun, "Parallel designs for Chinese remainder coversion," in Proc. 16th Int. Conf. Parallel Processing, Aug. 1989.
32. A. Shenoy and R. Kumaresan, "Residue to binary conversion for RNS arithmetic using only modular look-up tables," IEEE Trans. Circuits Syst., vol. 35, pp. 1158-1162, Sept. 1988.
33. K. Ibrahim and S. Saloum, "An efficient residue to binary converter design," IEEE Trans. Circuits Syst., vol. 35, pp. 1156-1158, Sept. 1988.
34. S. Andraos and H. Ahmad, "A new efficient memoryless residue to binary converter," IEEE Trans. Circuits Syst., vol. 35, pp. 1441-1444, Nov. 1988.
35. R. M. Capocelli and R. Gian Carlo, "Efficient VLSI networks for converting an integer from binary system to residue number system and vice versa," IEEE Trans. Circuits Syst., vol. 35, no. 11, pp. 1425-1430, Nov. 1988.
36. R. Thun, "On residue number system decoding," IEEE Trans. Acoust, Speech, Signal Processing, vol. ASSP-34, no. 5, pp. 1346-1347, Oct. 1986.
37. N. Chakraborti, J. Soundararajan, and A. Reddy, "An implementation of mixed-radix conversion for residue number applications," IEEE Trans. Comput., vol. C-35, pp. 762-764, Aug. 1986.
38. T. Van Vu, "Efficient implementations of the Chinese reminder theorem for sign detection and residue decoding," IEEE Trans. Comput., vol. C-34, pp. 646-651, July 1985.
39. F. Taylor and W. Dirr Jr., "A new residue to decimal converter," Proc. IEEE, vol. 73, pp. 378-340, Feb. 1985.
40. G. Alia and E. Martinelli, "A VLSI algorithm for direct and reverse conversion from weighted binary number system to residue number system," IEEE Trans. Circuits Syst., vol. CAS-31, pp. 1033-1039, Dec. 1984.
41. G. Alia, F. Barsi, and E. Martinelli, "A fast VLSI conversion between binary and residue systems," IPL, vol. 18, pp. 141-145, 1984.
42. C. Huang, "A fully parallel mixed-radix conversion algorithm for residue number applications," IEEE Trans. Comput., vol. C-32, pp. 39802, Apr. 1983.
43. F. Taylor and A. S. Ramnarayanan, "An efficient residue-to-decimal converter," IEEE Trans. Circuits Syst., vol. CAS-28, pp. 1164-1169, Dec. 1981.
44. A. Baraniecka and G. Jullien, "On decoding techniques for residue number system realizations of digital signal proceesing hardware," IEEE Trans. Circuits Syst., vol. CAS-25, pp. 935-936, Nov. 1978.
45. D. Banerji and J. Brzozowski, "On translation algorithms in residue number systems,"lEEETrans. Comput., vol. C-21,pp. 1281-1285, Dec. 1972.
46. H. L. Garner, "The residue number system," IRE Trans. Electron. Comput., vol. EC-8, pp. 140-147, June 1959.
47. Y. Wang, "New Chinese remainder theorems," in Proc. 32nd Asilomar Conf. Signals, Systems, Computers, vol. 1, 1998, pp. 165-171.