A new high dynamic range moduli set with efficient reverse converter

Computers and Mathematics with Applications

Volumn 55, Issue 4, 2008, Pages 660-668

  Hariri, Arash ^a   Navi, Keivan ^b   Rastegar, Reza ^c  

^a UNIVERSITY OF WESTERN ONTARIO   (Canada)

^b SHAHID BEHESHTI UNIVERSITY   (Iran)

^c SOUTHERN ILLINOIS UNIVERSITY   (United States)

Author keywords

Chinese remainder theorem (CRT); Computer arithmetic; Residue number system; Residue number system (RNS); Residue to binary converter; RNS

Indexed keywords

COMPUTER HARDWARE; DIGITAL ARITHMETIC; SET THEORY; THEOREM PROVING;

CHINESE REMAINDER THEOREM (CRT); COMPUTER ARITHMETICS; RESIDUE NUMBER SYSTEMS (RNS); RESIDUE TO BINARY CONVERTERS;

NUMBER THEORY;

EID: 37649023252     PISSN: 08981221     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.camwa.2007.04.028     Document Type: Article

References (17)

1. Parhami B. Computer Arithmetic (2000), Oxford University Press
2. Szabo N.S., and Tanaka R.I. Residue Number System and its Application to Computer Technology (1967), McGraw Hill, New York
3. Madhukumar A.S., and Chin F. Enhanced architecture for residue number system-based CDMA for high-rate data transmission. IEEE Transactions on Wireless Communication 3 5 (2004) 1363-1368
4. How H.T., Liew T.H., Ee-Lin Kuan, Lie-Liang Yang, and Lajos Hanzo. A redundant residue number system coded burst-by-burst adaptive joint-detection based CDMA speech transceiver. IEEE Transactions on Vehicular Technology 55 1 (2006) 387-397
5. Toivonen T., and Heikkilä J. Video filtering with Fermat number theoretic transforms using residue number system. IEEE Transactions on Circuits and Systems for Video Technology 16 1 (2006) 92-101
6. Piestrak S.J. A high speed realization of a residue to binary converter. IEEE Transactions on Circuits and Systems II 42 10 (1995) 661-663
7. n + 1} moduli set. IEEE Transactions on Circuits and Systems I 45 9 (1998) 998-1002
8. n + 1). IEEE Transactions on Signal Processing 50 7 (2002) 1772-1779
9. n + 1 - 1}. Journal of Circuits Systems and Computers 10 1-2 (2000) 85-99
10. n + 1 + 1}, in: The Proceeding of the 14th IEEE Symposium on Computer Arithmetic, Adelaide, Australia, 14-16 April 1999, pp. 168-175
11. 2 n + 1} based on the new Chinese remainder theorem. IEEE Transactions on Circuits and Systems I 50 10 (2003) 1296-1303
12. Hiasat A.A. VLSI implementation of new arithmetic residue to binary decoders. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13 1 (2005) 153-158
13. A. Skavantzos, An efficient residue to weighted converter for a new residue number system, in: Proceedings of the 8th Great Lakes Symposium on VLSI, Feb. 1998, pp. 185-191
14. Wang Y. Residue-to-binary converters based on new Chinese remainder theorems. IEEE Transactions on Circuits and Systems II 47 3 (2000) 197-205
15. n - 1 adders. IEEE Transactions on Computers 49 7 (2000) 673-680
16. n + 1 adder. IEEE Transactions on Computers 53 9 (2004) 1211-1216
17. Hiasat A.A. High-speed and reduced-area modular adder structures for RNS. IEEE Transactions on Computers 51 1 (2002) 84-89