A programmable max-log-MAP turbo decoder implementation

VLSI Design

Volumn 2008, Issue , 2008, Pages

  Salmela, Perttu ^a   Sorokin, Harri ^a   Takala, Jarmo ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 58149522992     PISSN: 1065514X     EISSN: None     Source Type: Journal    
DOI: 10.1155/2008/319095     Document Type: Article

References (44)

1. 3GPP, 3GPP TS 25.212; multiplexing and channel coding (FDD). December 2001
2. 3GPP, 3GPP2 C.S0002-C physical layer standard for cdma2000 spread spectrum systems. May 2002
3. Berrou C., Glavieux A., Thitimajshima P., Near Shannon limit error-correcting coding and encoding: turbo-codes 2 Proceedings of IEEE International Conference on Communications (ICC 93) May 1993 Geneva, Switzerland 1064 1070
4. Salmela P., Sorokin H., Takala J., A turbo decoder ASIP implementation for UMTS receiver. submitted to International Journal of Embedded Systems
5. Loo T. A. K. K., Jimaa S. A., High performance parallelised 3GPP turbo decoder Proceedings of the 5th European Personal Mobile Communications Conference April 2003 Glasgow, UK 337 342
6. Harrison J. G., Implementation of a 3GPP turbo decoder on a programmable DSP core Proceedings of Communications Design Conference October 2001 San Jose, Calif, USA 3DSP 1 9
7. Nikolic-Popovic J., Implementing a MAP decoder for cdma 2000TM turbo codes on a TMS320C62x DSP device. Texas Instruments, SPRA629, May 2000
8. Vogt T., Wehn N., A reconfigurable application specific instruction set processor for Viterbi and log-MAP decoding Proceedings of IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS 06) October 2006 Banff, Canada 142 147
9. Lin Y., Mahlke S., Mudge T., Chakrabarti C., Reid A., Flautner K., Design and implementation of turbo decoders for software defined radio Proceedings of IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS 06) October 2006 Banff, Canada 22 27
10. Bickerstaff M., Davis L., Thomas C., Garrett D., Nicol C., A 24Mb/s radix-4 Log-MAP turbo decoder for 3GPP-HSDPA mobile wireless Proceedings of IEEE International Solid-State Circuits Conference (ISSCC 03) February 2003 San Francisco, Calif, USA 150 151
11. Xilinx, 3GPP Turbo Decoder v3.1. DS318, May 2007
12. Choi D. G., Kim M.-H., Jeong J. H., An FPGA implementation of high-speed flexible 27-Mbps 8-state turbo decoder ETRI Journal 2007 29 3 363 370
13. Agarwala S., Anderson T., Hill A., A 600-MHz VLIW DSP IEEE Journal of Solid-State Circuits 2002 37 11 1532 1544
14. Shin M.-C., Park I.-C., SIMD processor-based turbo decoder supporting multiple third-generation wireless standards IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2007 15 7 801 810
15. Salmela P., Jrvinen T., Sipila T., Takala J., Parallel memory access in turbo decoders 3 Proceedings of the 14th IEEE Personal, Indoor and Mobile Radio Communications (PIMRC 03) September 2003 Beijing, China 2157 2161
16. Shiu D.-S., Yao I., Buffer architecture for a turbo decoder. International Patent Application WO 02/093 755 A1, November 2002
17. Tarable A., Benedetto S., Montorsi G., Mapping interleaving laws to parallel turbo and LDPC decoder architectures IEEE Transactions on Information Theory 2004 50 9 2002 2009
18. He X., Luo H., Zhang H., A novel storage scheme for parallel turbo decoder 3 Proceedings of the 62nd IEEE Vehicular Technology Conference (VTC 05) September 2005 Dallas, Tex, USA 1950 1954
19. Thul M. J., Wehn N., Rao L. P., Enabling high-speed turbo-decoding through concurrent interleaving 1 Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 02) May 2002 Phoenix, Ariz, USA 897 900
20. Thul M. J., Gilbert F., Vogt T., Kreiselmaier G., Wehn N., A scalable system architecture for high-throughput turbo-decoders The Journal of VLSI Signal Processing 2005 39 1-2 63 77
21. Berens F., Thul M. J., Gilber F., Wehn N., Electronic device avoiding write access conflicts in interleaving, inparticular optimized concurrent interleaving architecture for high throughput turbo-decoding. European Patent Application EP1401108 A1, March 2004
22. Wang Z., Tang Y., Wang Y., Low hardware complexity parallel turbo decoder architecture 2 Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 03) May 2003 Bangkok, Thailand 53 56
23. Wang Z., Parhi K., Efficient interleaver memory architectures for serial turbo decoding 2 Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP 03) April 2003 Hong Kong 629 632
24. Neeb C., Thul M. J., Wehn N., Network-on-chip-centric approach to interleaving in high throughput channel decoders 2 Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 05) May 2005 Kobe, Japan 1766 1769
25. Salmela P., Gu R., Bhattacharyya S. S., Takala J., Efficient parallel memory organization for turbo decoders Proceedings of the 15th European Signal Processing Conference (EUSIPCO 07) September 2007 Poznan, Poland 831 835
26. Boutillon E., Douillard C., Montorsi G., Iterative decoding of concatenated convolutional codes: implementation issues Proceedings of the IEEE 2007 95 6 1201 1227
27. Bahl L. R., Cocke J., Jelinek F., Raviv J., Optimal decoding of linear codes for minimizing symbol error rate IEEE Transactions on Information Theory 1974 20 2 284 287
28. Viterbi A. J., An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes IEEE Journal on Selected Areas in Communications 1998 16 2 260 264
29. Corporaal H., Design of transport triggered architectures Proceedings of the 4th IEEE Great Lakes Symposium on Design Automation of High Performance VLSI Systems (VLSI 94) March 1994 Notre Dame, Ind, USA 130 135
30. Jskelinen P., Guzma V., Cilio A., Pitknen T., Takala J., Codesign toolset for application-specific instruction-set processors 6507 Multimedia on Mobile Devices 2007 January 2007 San Jose, Calif, USA 1 11 Proceedings of SPIE
31. Salmela P., Jrvinen T., Takala J., Simplified max-log-MAP decoder structure Proceedings of the 1st Joint Workshop on Mobile Future and the Symposium on Trends in Communications (SympoTIC 06) June 2006 Bratislava, Slovakia 10 13
32. Bai C., Jiang J., Zhang P., Hardware implementation of Log-MAP turbo decoder for W-CDMA node B with CRC-aided early stopping 2 Proceedings of IEEE Vehicular Technology Conference (VTC 02) May 2002 Birmingham, Ala, USA 1016 1019
33. Wang Z., High-speed recursion architectures for MAP-based turbo decoders IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2007 15 4 470 474
34. Lee I., Sonntag J. L., A new architecture for the fast Viterbi algorithm IEEE Transactions on Communications 2003 51 10 1624 1628
35. Benkeser C., Burg A., Cupaiuolo T., Huang Q., A 58mW 1.2 mm2 HSDPA turbo decoder ASIC in 0.13 m CMOS 51 Proceedings of IEEE International Solid-State Circuits Conference (ISSCC 08) February 2008 San Francisco, Calif, USA 264 612
36. Lin C.-C., Shih Y.-H., Chang H.-C., Lee C.-Y., A low power turbo/Viterbi decoder for 3GPP2 applications IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2006 14 4 426 430
37. Bickerstaff M. A., Garrett D., Prokop T., A unified turbo/Viterbi channel decoder for 3GPP mobile wireless in 0.18- m CMOS IEEE Journal of Solid-State Circuits 2002 37 11 1555 1564
38. Wolf T., Hocevar D., Gatherer A., Geremia P., Laine A., 600MHz DSP for baseband processing in 3G base stations Proceedings of the Custom Integrated Circuits Conference May 2002 Orlando, Fla, USA 393 396
39. Ituero P., Lpez-Vallejo M., New schemes in clustered VLIW processors applied to turbo decoding Proceedings of International Conference on Application-Specific Systems, Architectures and Processors (ASAP 06) September 2006 Steamboat Springs, Colo, USA 291 296
40. Ituero P., Lpez-Vallejo M., Further specialization of clustered VLIW processors: a MAP decoder for software defined radio ETRI Journal 2008 30 1 113 128
41. Michel H., Worm A., Wehn N., Mnch M., Hardware/software trade-offs for advanced 3G channel coding Proceedings of the Conference on Design, Automation and Test in Europe (DATE 02) March 2002 Paris, France 396 401
42. Ngo T., Verbauwhede I., Turbo codes on the fixed point DSP TMS320C55x Proceedings of IEEE Workshop on Signal Processing Systems (SIPS 00) October 2000 Lafayette, La, USA 255 264
43. Valenti M. C., Sun J., The UMTS turbo code and an efficient decoder implementation suitable for software-defined radios International Journal of Wireless Information Networks 2001 8 4 203 215
44. La Rosa A., Passerone C., Gregoretti F., Lavagno L., Implementation of a UMTS turbo-decoder on a dynamically reconfigurable platform 2 Proceedings of the Conference on Design, Automation and Test in Europe (DATE 04) February 2004 Paris, France 1218 1223