Design and implementation of turbo decoders for software defined radio

2006 IEEE Workshop on Signal Processing Systems Design and Implementation, SIPS

Volumn , Issue , 2006, Pages 22-27

  Lin, Yuan ^a   Mahlke, Scott ^a   Mudge, Trevor ^a   Chakrabarti, Chaitali ^b   Reid, Alastair ^c   Flautner, Krisztián ^c  

^a UNIVERSITY OF MICHIGAN   (United States)

^b Arizona State University   (United States)

^c ARM LTD   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; CODE DIVISION MULTIPLE ACCESS; DECODING; INTEGRATED CIRCUIT DESIGN; NETWORK LAYERS; RADIO; RADIO RECEIVERS; SIGNAL PROCESSING; TURBO CODES;

ALGORITHM ARCHITECTURES; ARCHITECTURAL FEATURES; COMPONENT DECODERS; DESIGN AND IMPLEMENTATIONS; LOW POWER IMPLEMENTATION; SOFTWARE DEFINED RADIO (SDR); SOFTWARE IMPLEMENTATION; SOFTWARE-DEFINED RADIOS;

SOFTWARE RADIO;

EID: 46249123815     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2006.352549     Document Type: Conference Paper

References (13)

1. E. Boutillon, W. Gross, and P. G. Gulak. VLSI Architectures for the MAP Algorithm. In IEEE Trans. on Communications, volume 51, no. 2, pages 175-185, Feb. 2003.
2. W. Ebel. Turbo-Code Implementation on C6x. In Tech. Report, Alexandria Research Inst., Virginia Polytechnic Inst. State Univ., 1999.
3. F. Gilbert, M. J. Thul, and N. Wehn. Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors. In Proc. Design, Automation and Test Europe, pages 356-461, Mar. 2003.
4. H. Holma and A. Toskala. WCDMA for UMTS: Radio Access For Third Generation Mobile Communications. John Wiley and Sons, LTD, New York, New York, 2001.
5. H. C. Hunter and J. H. Moreno. A New Look at Exploiting Data Parallelism in Embedded System. In Proceedings of the 2003 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pages 159-169, 2003.
6. F. Kienle, H. Michel, F. Gilbert, and N. Wehn. Efficient MAP-algorithm Implementation on Programmable Architectures. In Advances in Radio Science, volume 1, pages 259-263, 2003.
7. H. Lee et al. Software Defined Radio - A High Performance Embedded Challenge. In Proc. 2005 Intl. Conference on High Performance Embedded Architectures and Compilers (HiPEAC), Nov. 2005.
8. Y. Lin et al. SODA: A Low-power Architecture For Software Radio. In Proceedings of the 33rd Annual International Symposium on Computer Architecture, 2006.
9. M. Mansour and N. Shanbhag. VLSI Architectures for SISO-APP Decoders. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, volume 11, no. 4, pages 627-650, Aug. 2003.
10. H. Michel, A. Worm, M. Munch, and N. Wehn. Hardware/Software Trade-offs for Advanced 3G Channel Coding. In Proc. Design, Automation and Test Europe, pages 396-401, Mar. 2002.
11. S. Rixner et al. Register Organization for Media Processing. In Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, pages 375-386, Jan. 2000.
12. A. L. Rosa, L. Lavagno, and C. Passerone. Implementation of a UMTS Turbo Decoder on a Dynamically Reconfigurable Platform. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, volume 21, no. 1, pages 100-106, Jan. 2005.
13. Z. Wang, Z. Chi, and K. Parhi. Area-Efficient High-Speed Decoding Schemes for Turbo Decoders. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, volume 10, no. 6, pages 902-912, Dec. 2002.