|
Volumn 2, Issue , 2003, Pages 629-632
|
Efficient interleaver memory architectures for serial turbo decoding
|
Author keywords
Interleaver; Low complexity; Memory; Serial architecture; Turbo code
|
Indexed keywords
ALGORITHMS;
COMPUTER SIMULATION;
DECODING;
PROBABILITY;
TURBO CODES;
INTERLEAVER MEMORY ARCHITECTURES;
CODE DIVISION MULTIPLE ACCESS;
|
EID: 0141496198
PISSN: 15206149
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (2)
|
References (10)
|